Current regulator based control strategy for islanded and grid-connected microgrids by Shoeiby, B
 CURRENT REGULATOR BASED 
CONTROL STRATEGY FOR ISLANDED 
AND GRID-CONNECTED MICROGRIDS 
A thesis submitted in fulfilment of the requirements for the degree of 
Doctor of Philosophy 
 
Babak Shoeiby 
B.Sc. (2010) University of Tehran 
 
 
 
School of Electrical and Computer Engineering 
College of Science, Engineering and Health 
RMIT University Australia 
 
 
March 2015 
 
 
 i 
 
 
Copyright Notice 
 In return for freely distributing this PhD thesis, I kindly request that each time 
another copy of this work (either in electronic or in printed form) gets passed to another 
entity, the name and email address of the new recipient be emailed to  
myself at: 
 babak.shoeiby@gmail.com 
 
 This thesis may not be placed electronically where public download access is 
available without prior authorisation from the author. 
 
 Kind regards, 
 Babak Shoeiby 
 
 iii 
 
 
 
Declaration 
 This thesis contains no material which has been accepted for the award of any other 
degree or diploma in any university or other institution, and to the best of the author’s 
knowledge, contains no material previously published or written by another person, 
except where due reference is made in the text of the thesis.  
 I certify that except where due acknowledgement has been made, the work is that 
of the author alone; the work has not been submitted previously, in whole or in part, to 
qualify for any other academic award; the content of the thesis is the result of work which 
has been carried out since the official commencement date of the approved research 
program; any editorial work, paid or unpaid, carried out by a third party is acknowledged; 
and, ethics procedures and guidelines have been followed. 
 
 Babak Shoeiby 
 31 March 2015 
 
 v 
 
ABSTRACT 
 Distributed generation, which has emerged primarily as a result of technologies 
developed in order to harvest renewable energy resources such as wind and sunlight, has 
been the focus of considerable research in both the power delivery and power electronics 
discipline areas. Due to the nature of distributed generation (i.e. low unit power capacity 
and dispersed unit placement), their analysis and integration is facilitated if a cluster of 
generation sources and their dependent loads are considered as one self-controlled 
network, commonly referred to as a microgrid. This thesis presents a new control strategy 
that allows microgrids to continuously operate with current controlled inverters as the 
interface from their distributed generation source. This approach offers significant 
benefits over the more usual voltage control strategies used for these inverters in more 
conventional microgrid systems. 
 A microgrid must be controlled and managed carefully to operate according to a set 
of desired requirements, which can be primarily identified as voltage and frequency 
regulation criteria. The microgrid must be able to continue satisfactory operation if any 
of its distributed generators fail, and must accommodate any new distributed generator at 
any point in time and place within its network. It is also desirable that the distributed 
generators share active and reactive power generation equally between themselves in 
order to increase the reliability of the microgrid. The microgrid also has to be able to 
connect to or disconnect from the main utility grid with a smooth and seamless process. 
 vi 
 This thesis explores the control of distributed generators in a microgrid. The 
research work has been targeted to achieve the following three objectives: 
 The first objective is to investigate the currently widespread and common method 
of microgrid control known as droop control. Through various assessments, it is shown 
that existing strategies that use voltage controlled converters and droop control, have a 
number of specific shortcomings which directly affect the performance of the microgrid. 
These limitations include slow dynamics due to the structure of dual-loop voltage 
controllers, poor performance of voltage controllers compared to current regulators, 
sluggish power sharing response as a result of feeding back the measurement of the 
generated powers in the droop function, and significant sensitivity to the microgrid 
structure and impedance of the distribution lines (in particular for low voltage versus high 
voltage lines). Additionally, while the literature suggests that current regulated distributed 
generators cannot operate in an islanded microgrid, this thesis demonstrates how current 
regulators can in fact be used within an islanded microgrid. 
 The second objective is to propose an alternative method for controlling the 
distributed generators in a microgrid using current controlled converters, in order to 
achieve better performance compared to the more common voltage control based 
approach. The new strategy proposes a method to calculate the reference command of the 
current controlled converters without making any changes to the current controller 
structure, using a simple predictive voltage controller that does not compromise the 
current controller’s dynamic performance. Furthermore, by using a hitherto undiscovered 
characteristic of PR resonant linear regulators in the stationary reference frame (which 
can also be extended to dq synchronous frame), automatic frequency and load power 
factor matching is readily achieved. Finally, a new algorithm is proposed to implement a 
 vii 
droop function for current controlled distributed generators, which achieves equally 
shared rated power amongst the distributed generation systems. 
 The third objective is to analyse the performance and applicability of the new 
microgrid control strategy in various scenarios and situations that could be expected in a 
fully operational real world microgrid. These scenarios include operation in islanded and 
grid-connected modes and the transition between the two; supplying power to a various 
range of loads; implementation of the microgrid in single-phase as well as three-phase; 
application for low voltage or high voltage networks; and so on. It is shown that a 
microgrid with the proposed control structure has satisfactory operation for all these 
identified situations. (It is commented that this level of functionality and simplicity is 
quite distinctive among the control strategies reported in the literature to date.) 
 The theoretical analyses and the findings of this thesis have been tested and verified 
using computer simulations and also experimental tests using laboratory-scale power 
electronic converters. 
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 1 
  
INTRODUCTION 
 
 Renewable energy resources provide clean and naturally replenished sources of 
electrical energy which are rapidly becoming regarded as preferable alternatives to 
conventional sources of electrical energy such as fossil fuelled power plants. However, 
unlike conventional power plants, which are localised and provide very high amounts of 
power generation, harvesting renewable energy resources occurs in a geographically 
scattered fashion and at much lower power levels. Hence these electrical sources take the 
name of “distributed generation”. Renewable-based distributed generators typically use 
power electronics converters, such as DC/DC converters, DC/AC inverters, AC/DC 
rectifiers, to provide the appropriate type of electrical energy for load use. Note also that 
the term distributed generation can include non-renewable-based generators which use 
fossil fuels, such as rotating generators driven by diesel engines. 
 Integrating distributed generation units into the existing power distribution grid, or 
utilising them in a stand-alone electrical network is a challenging task. To facilitate the 
management and control of these networks, distributed generators and their associated 
loads are often considered as an independent network called a “microgrid”. By usual 
definition, a microgrid is a small-scale distribution system at a low-voltage level which 
Chapter 1. Introduction 
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consists of distributed electrical sources, loads, and storage systems. It is a self-controlled 
network that can operate in both grid-connected and island modes. 
 When a microgrid is grid-connected, the voltage and frequency at the point of 
common coupling (PCC) are maintained at fixed values by the utility grid which 
exchanges active and reactive power with the microgrid to balance the instantaneous 
power demands of the loads. In contrast, in island mode, the DGs have to provide the 
entire microgrid load demand. When an islanding event occurs, the microgrid disconnects 
from the utility grid and starts operating in stand-alone mode; reconnection occurs when 
the islanded microgrid connects back to the utility grid. These transitions between grid-
connected and island modes need to be carried out smoothly, to minimise voltage 
disturbances. Furthermore, in all operating modes the microgrid must maintain regulated 
voltages and frequency, while ensuring balanced power flows and equally shared power 
generation among all DG units, in order to prevent circulating powers and overloading of 
the distributed generators. 
 The objective of this thesis is to explore the autonomous operation of microgrids 
using current controlled power electronic converters. This chapter describes the 
fundamental motivation for these investigations and the objectives of the research. In 
addition, the original contributions achieved in the course of this research are presented 
and the structure of the thesis is outlined. 
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1.1. Motivation 
 The current trends in the electrical energy market are showing increasing interest in 
renewable energy sources. Electrical sources that make use of renewable energy operate 
at lower power capacity levels compared to conventional large scale power plants and are 
located in a geographically scattered formation. These electrical sources are identified as 
distributed generation (DG) sources, as opposed to central large scale power plants. 
Utilising distributed generators relieves the need for extension of power transmission and 
distribution structures of an existing grid since the DG sources can be placed closer to the 
energy consumers. Integrating DG sources into the distribution system can also help to 
electrify rural and isolated areas, and allow supply utilities to provide additional power 
from nearby DG sources in case of a deficiency of supply from central generation units. 
On the other hand, utilising distributed generation has its own challenges. Power flow 
management, scheduling for intermittent renewable energy, and safety and protection 
issues will affect the power quality and reliability and need to be critically assessed in a 
research sense. 
 To better understand the functionality of distributed generators, the generation 
sources and their associated loads are typically considered as a single subsystem or a 
“microgrid”. Microgrids have many different potential applications and are beginning to 
contribute to a radical transformation of the electrical power grid as it currently is 
configured [1]. With microgrids, buildings or clusters of consumers can achieve a level 
of autonomy from the utility grid, making use of combinations of local renewable energy 
sources. As a consequence, there is an increasing need for utility operators to understand 
how microgrids behave in grid-connected and island modes and how to operate a 
microgrid effectively. Management of power sharing among distributed generators in a 
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microgrid is an important aspect of this research need and an essential underpinning of 
developing commercially viable microgrids. 
 Most of the current literature relating to microgrids operates the voltage source 
inverters (VSI) of the DG’s as closed loop voltage controlled sources. This thesis starts 
by investigating this control concept, and identifies that controlling a VSI in this way has 
particular shortcomings and inherent limitations that compromise the distributed 
generator’s performance and constrains their practicality in a large scale system. 
Essentially, these limitations come about as a result of trying to make the DG inverters 
imitate the behaviour of synchronous generators in conventional grids. Unlike a 
synchronous generator which is naturally structured as a voltage source with an inherent 
current limiting capability, the natural response of an open loop controlled VSI is much 
closer to an ideal voltage source, without any inherent current limiting capability. 
Introducing current limiting, and then requiring to regulate voltage again with an outer 
control loop, degrades the ability of a VSI to provide quick and reliable current and power 
regulation.  
 A more attractive alternative, and the underlying motivation of this thesis, is to work 
directly with the natural response characteristic of a closed loop current regulated VSI. 
With the advanced current regulation strategies that are now available, such systems act 
virtually as an ideal current source from the grid perspective. Exploring how to use this 
response characteristic for microgrid operation allows a significant improvement for the 
microgrid performance to be achieved in terms of speed of response, and robustness of 
operation.  
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1.2. Objectives 
 The aim of this research is to devise an autonomous and modular control strategy 
for microgrids based on current controlled distributed generators. The detailed objectives 
of this thesis are as follows. 
#1 To investigate microgrid control strategies based on voltage controlled 
distributed generators, and identify the limitations and constraints of these 
strategies. 
 The most common strategy for operating the voltage controlled inverters of 
microgrid DGs is to introduce an artificial droop characteristic that matches the natural 
characteristic of rotating machine generation systems. This thesis investigates the 
limitations of this approach with respect to such factors as sensitivity to distribution line 
impedance, power measurement delays and slow dynamic response, and identifies the 
effect of these limitations on microgrid performance. 
#2 To use current controlled DG inverters to regulate microgrid voltage levels 
and frequency, and to achieve equal power sharing between DG units. 
 The three main challenges for a microgrid are how to regulate voltage levels, how 
to settle frequency to a nominal value, and how to ensure that the DGs share power 
equally. This thesis explores strategies to control current regulated VSIs in a microgrid to 
achieve all three of these objectives.  
#3 To explore the potential for the Proportional + Resonant current control 
strategy to stabilise the frequency and voltage of an islanded microgrid system. 
 When a microgrid is not connected to a utility grid, the duty of frequency regulation 
falls to the DG inverter systems. This thesis identifies that unlike conventional PI current 
regulators which cannot inherently stabilise frequency without an external independent 
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reference, PR regulators in the stationary frame of reference have an inherent frequency 
stabilising characteristic that substantially improves the controllability of a microgrid 
during islanded operation.  
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1.3. Identification of Original Contributions 
 This thesis makes a series of original contributions to the analysis of interactions 
between distributed generators in a microgrid, practical limits of popular microgrid 
control methods, and control of distributed generators in microgrids, as follows: 
#1 Identification of previously unidentified limitations of droop control in 
microgrids. 
  The delays that are incurred in the droop mechanism due to feeding back the 
measured power values are identified. 
  The dynamic instabilities that can be caused by interconnecting DG units with 
different power measurement speeds and reference update rates are identified. 
#2 Development of a new method to use current regulated VSIs in islanded 
microgrids. 
  A predictive voltage control strategy is integrated into a current regulator to 
maintain control over both current and voltage magnitudes at the same time. 
  The need to use a slow outer loop voltage controller is omitted. 
  The method can be used in both islanded and grid-connected modes of operation, 
without a need to switch between different control strategies. 
#3 Creation of a droop mechanism compatible with current regulated VSIs to 
achieve equal power sharing 
  A new droop mechanism is introduced for current regulated distributed generators 
that directly modifies the VSI reference current magnitude. 
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  Active and reactive powers do not need decoupling as the method takes into 
account the total apparent power S. This results in equal sharing of both active and 
reactive powers (P and Q) between all DG units simultaneously. 
  The need for measurement and feedback of the active and reactive power values 
is omitted. 
  A voltage restoration algorithm is added to eliminate the small voltage level error 
caused by the current magnitude droop function. 
#4 Identification and application of the intrinsic frequency droop behaviour of 
Proportional + Resonant current regulators to microgrid control 
  A new unique characteristic of Proportional + Resonant linear current regulators 
is identified that results in a natural frequency verses reactive power droop 
characteristic.  
  This characteristic relieves the need to synchronise the DG units’ reference current 
angles using communications, and automatically matches the load power factor 
angle under islanded operating conditions. 
  The droop function automatically shares reactive power Q between all DG units. 
 A frequency restoration algorithm is added to compensate for the frequency 
deviation response of the intrinsic frequency droop characteristic. 
  A further simple adjustment is included to achieve equal rated (per unit) active 
and reactive power sharing when the DG units’ power ratings are not the same. 
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#5 Extension of the microgrid control strategy to other reference frames and 
three phase systems 
  The proposed stationary reference frame control strategy is implemented in the 
synchronous dq rotating frame. 
  With successful implementation in synchronous rotating frame, the proposed 
strategy can be extended to three-phase systems.  
  Since implementation in a three phase system in either a stationary reference 
frame or a synchronous rotating frame has an identical response, the performance 
and response of a three-phase system with the proposed strategy is identical to a 
single-phase system. This understanding avoids complexities in the design and 
implementation of single or three phase systems. 
  
Chapter 1. Introduction 
10 
1.4. Thesis Structure 
 The material presented in this thesis is organised as follows. 
 Chapter 1 (this chapter) provides an introduction to this thesis, presents the 
motivation and objectives of this research work, identifies the contributions of this thesis 
to the field of research in microgrids, and lists the publications that have resulted from 
the work. 
 Chapter 2 provides background information on conventional electrical grids and 
the development of microgrids, power generation, renewable energy sources, and related 
technologies. Common control methods for microgrids and distributed generators 
reported in the literature are reviewed, with a particular focus on power management and 
voltage / frequency control in microgrids. The research direction of this thesis is then 
established based on the outcome of this investigation into existing microgrid control 
strategies. 
 Chapter 3 explores an unreported potential issue with the conventional droop 
strategy, which is the influence of unequal droop response times caused by variations in 
the implementation of the DG droop function in different controllers. The investigation 
uses the response of a microgrid made up of DG units with unequal droop response times 
to identify the stability implications of this practical limitation. 
 Chapter 4 presents a new microgrid control scheme based on current controlled 
VSIs. The strategy employs a predictive voltage controller that continuously adjusts the 
reference amplitude of the linear current controller to maintain a required DG output 
voltage level. The faster dynamics of current regulation also achieve a faster load change 
response and allow the DER injected power to be more rapidly and more accurately 
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matched to the required load. Finally, a new current based droop controller is proposed 
to achieve equal power sharing between multiple current regulated DG units. 
 Chapter 5 presents a microgrid control strategy based on the current controlled 
microgrid of Chapter 4 that does not require communication to synchronise the reference 
current of the VSIs. A hitherto unrecognised characteristic of Proportional + Resonant 
current regulators is identified, which automatically balances the commanded reference 
current phase angle against the actual load power factor. This unique characteristic creates 
a natural frequency / reactive power droop characteristic which also be used to achieve 
automatic reactive power sharing. 
 Chapter 6 presents more extensive simulation and experimental results to verify 
that the proposed microgrid strategy has excellent performance both in grid-connected 
and islanded mode of operation, and smoothly manages transitions from grid-connected 
mode to island mode (islanding), and from island mode to grid-connected mode 
(reconnection). 
 Chapter 7 provides details of the simulation platforms and systems from which the 
simulation results in this thesis have been obtained.  
 Chapter 8 explains the experimental system and equipment which have been used 
to acquire the experimental results presented in this thesis. 
 Chapter 9 provides a summary of the work presented. Important contributions are 
reviewed and proposals are made for future research work. 
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1.5. Publications 
 Several parts of the work and ideas presented in this thesis have been published by 
the author during the course of the research. These publications are listed below. 
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[2] Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "A new 
current control droop strategy for VSI-based islanded microgrids," 
International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE-
ASIA), 2014 International , vol., no., pp.1482,1489, 18-21 May 2014 
[3] Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "A resonant 
current regulator based microgrid control strategy with smooth transition 
between islanded and grid-connected modes," Power Electronics for 
Distributed Generation Systems (PEDG), 2014 IEEE 5th International 
Symposium on , vol., no., pp.1,8, 24-27 June 2014 
[4] Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "Voltage-
frequency control of an islanded microgrid using the intrinsic droop 
characteristics of resonant current regulators," Energy Conversion Congress 
and Exposition (ECCE), 2014 IEEE , vol., no., pp.68,75, 14-18 Sept. 2014 
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LITERATURE REVIEW 
 
 This chapter reviews the concepts of conventional electrical grids and the 
development of microgrids, power generation, renewable energy sources, and related 
technologies. Common control methods for microgrids and distributed generators which 
are reported in the literature are summarised, with a particular focus on the issues of 
power management and voltage/frequency control in microgrids. Finally, the research 
direction of this thesis will be established based on the identified limitations of present 
approaches to the operation and control of microgrids. 
2.1. Conventional Electrical Power Grids 
 Electrical power grids have emerged from their earliest form in 1878 as a DC 
centrally located power station with distributed loads, and as an AC distribution system 
in 1885 [2]. Electrical grids consist of three main stages which are invariably present in 
most types of electrical grids: generation, transmission, and distribution stages, as shown 
in Figure 2.1. Their combined purpose is to generate electricity at one end of the network 
and provide a suitable form of electricity to the consumers at the other end of the network. 
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 The power generation stage consists of electrical power generators that transform 
one form of energy to electrical energy. The generated power can be in the form of AC 
or DC power, which can then be transformed into the other of these two forms if 
necessary. The power generators are conventionally rotating synchronous generators 
which can be driven by various types of prime movers such as steam turbines, hydro 
turbines, and gas turbines. The common fuel of choice for power plants has been coal 
since early 20th century, while nuclear power plants in 1960s and natural gas in 1990s 
were later utilised [3]. Renewable energy sources can also be used in the generation stage 
where the output power is transformed into an appropriate form of electricity using power 
electronic converters.  
 In the transmission stage, the generated power is first boosted up to higher voltages 
using step-up transformers. This makes transmitting to distant areas more efficient since 
in higher voltages the same amount of power can be transmitted with lower current, hence 
reducing the line losses. The power is then transformed down to lower voltages using 
step-down transformers at various points during the distribution stage to be suitable for 
any level of consumer use. 
 
Figure 2.1. Stages of a conventional electrical network. 
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 The essential management problem for an electrical grid is to control voltages, 
frequency and power flows [4]. In large scale grids, a synchronous generator operating at 
any rotational speed has inertia and contains kinetic energy. If the input mechanical power 
to the SG shaft is constant, a sudden increase in the power consumption by the loads will 
cause the SG to release some of its energy to compensate for the load change, hence 
slowing down the rotation of the shaft and decreasing the system frequency. 
 To ensure stable operation of a grid with many synchronous generators, a 
proportional frequency control mechanism is incorporated into the speed governor of 
each SG. For this mechanism [4], the power command to the prime mover of the 
synchronous generator is calculated based on a linear droop function of the frequency 
error, with a negative slope. As the frequency increases, the active power command will 
decrease with a predetermined ratio. This stabilises the operation of the whole grid, and, 
if all SGs use the same droop function, results in equal sharing of active power between 
the SGs. 
 A synchronous generator can be quite satisfactorily modelled as a voltage source in 
series with a large output inductance. The transmission lines in a high voltage grid also 
show inductive behaviour and can be modelled as lumped inductors. Power flow 
equations show that the level of voltage at each point in the network has a direct relation 
with the reactive power flow at that point. Therefore, to control the voltage levels across 
the grid, the reactive power flow set points of the synchronous generators are calculated 
from a linear voltage vs. reactive power droop function [4]. As the voltage level increases 
the reactive power setpoint will decrease, and vice versa. 
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2.2. Microgrid Concept 
 Electrical sources in the form of distributed generation units have existed for many 
years and have been used in other applications such as stand-alone grids, rural 
electrification, and flexible electrical networks [5][6]. The idea to structure such 
distributed generation sources and consumers into one cluster developed during 1990s, 
where the term “microgrid” was first used in [7] to indicate a power system containing 
small modular generation technologies interconnected to distribution systems. 
 There is no precise definition that can apply to all microgrids. However, [5] 
provides a commonly accepted definition for a microgrid: a small-scale distribution 
system at a low-voltage level which consists of distributed electrical sources, loads, and 
optional storage systems. This definition has also been extended to medium-voltage 
networks with larger generation units. In addition, there is no unique structure for a 
microgrid’s interconnections; they can have a radial, loop, or interlocking network 
structure. An illustrative microgrid is presented in Figure 2.2, which contains renewable 
energy based power electronics, synchronous generators, consumers, storage systems, a 
radial structure, and a connection point to the utility grid. 
 
 
Figure 2.2. Example of a microgrid. 
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 A microgrid can operate connected to or disconnected from the main utility grid, or 
other microgrids. The interactions between a microgrid and the utility grid are usually 
decided by the supervisory control. However, it is always desirable that the process of 
connecting to and disconnecting from the utility grid occurs smoothly. Ultimately 
however, the microgrid is considered to be a self-controlled network that can operate 
independently from the neighbouring networks. 
2.3. Components of a Microgrid 
 As mentioned in the previous section, a microgrid in general terms consists of 
distributed electrical sources, loads, and storage systems. 
 Renewable energy resources make up the key energy source for microgrids. 
Photovoltaic arrays and wind turbines are among the most common renewable energy 
sources. These types of sources operate in smaller power ratings compared to 
conventional large scale power plants and are placed in a dispersed fashion [5][7]. The 
electrical energy extracted from renewable sources is not immediately suitable for 
integration to the utility grid due to the nature of the voltage output, its level, and its 
fluctuations. Hence, renewable sources are almost always coupled to the electrical 
network using power electronic converters, to convert their voltage and power into a more 
suitable form for distribution and consumer use.  
 Power electronic converters are a family of electronic structures that make use of 
solid-state electronic switches to convert electrical power from one form to another [8][9]. 
By controlling the timing of these switches, the input voltage and current can be 
transformed into any other required form and shape. In AC electrical grids, DC/DC and 
DC/AC converters are most commonly used. DC/AC converters with a voltage source 
connected to the input terminals, also called voltage-source inverters or VSIs, usually 
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include an H-Bridge formation of switches, as shown in Figure 2.3. By manipulating the 
switches’ timing commands, different functionalities can be achieved. The two most 
common functions are control of the output voltage (voltage-controlled VSI, Section 2.4) 
and control of the output current (current-controlled VSI, Section 2.5). Photovoltaic 
panels and wind turbines provide the DC source power using some type of maximum 
power point tracking algorithm [10][11][12]. This energy is then converted into a suitable 
AC voltage using voltage source inverters that are either voltage regulated or current 
regulated. 
 An output filter is also used in most applications to shape the voltages or currents 
in any desired way. For example, a filter can pass through the fundamental AC component 
of the VSI switched voltage, while reducing the output current ripple to a desired level. 
The filter is comprised of an arrangement of resistors, inductors, and 
capacitors [13][14][15][16]. The VSI in Figure 2.3 employs an LC output filter. 
 With the increase in the utilisation of renewable energy sources and operation of 
geographically scattered generation sites, these generation sources are generally 
categorised as decentralised power sources [17]. The definitions for decentralised 
generation or distributed generation (DG) used in the literature is not completely 
consistent [5], but can include the purpose of the distributed generation power units, 
 
Figure 2.3. Voltage source inverter connected to a load. 
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rating [18][19][20], location [18], power delivery area [5][21], technology [22][23][24], 
mode of operation [5][18][25], and penetration of distributed generation [5][26]. 
 Distributed storage systems can also contribute to a microgrid. The most common 
storage systems are batteries and flywheels [27][28][29][30][31]. Types and sizes of 
storage systems used in microgrids significantly depend on the application and the control 
approach. 
 Consumers in a microgrid can be constituted as different types of loads. Linear 
resistive-inductive loads are among the most common. Non-linear loads such as rectifiers 
with harmonic components, and also motor loads may exist in a microgrid. 
2.4. Voltage Control of Voltage Source Inverters 
 In Figure 2.3, the VSI output AC voltage amplitude and frequency can be directly 
controlled using a linear voltage regulator arranged either as a single-loop or a dual-loop 
feedback controller [32][33]. 
 Single-loop voltage regulator 
 In the single-loop voltage regulator shown in Figure 2.4, the measured DG output 
voltage is compared against the reference voltage command with a desired magnitude and 
frequency. This tracking error is then passed on to a linear compensator to generate a 
modulation command (Ma) for the PWM modulator which turns the VSI switches off and 
on. The linear compensator can be Proportional (P), Proportional + Integral (PI), or 
Proportional + Resonant (PR). Generally a PI or PR compensator is used for better 
tracking accuracy at the fundamental frequency.  
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 Dual-loop voltage regulator 
 To improve the stability of a single-loop voltage controller, a dual-loop regulator 
based on an inner current control loop and an outer voltage control loop is often used, as 
shown in Figure 2.5. The voltage error is passed through a linear compensator to generate 
the reference current for comparison against the measured VSI current. The current error 
is then passed through another linear compensator block to create the modulation 
command for the PWM modulator. Usually the outer loop uses a PI or PR compensator, 
and the inner loop uses a P or PI compensator. 
2.5. Current Control of Voltage Source Inverters 
 In Figure 2.3, the VSI output current can be controlled using a feedback control 
system. Instead of a voltage reference, a current reference signal is generated and 
compared against the actual VSI output current as shown in Figure 2.6. The error is then 
 
Figure 2.4. Single-loop voltage regulator. 
 
Figure 2.5. Dual-loop voltage regulator. 
 
Figure 2.6. Linear current regulator 
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passed through a linear compensator (P, PI, or PR) to create the necessary modulation 
commands for the H-Bridge switches.  
 The controlled variable can be chosen as the converter-side current or the grid-side 
(load-side) current, as shown in Figure 2.3. Control of the converter-side current usually 
results in stable operation in a large range of selected controller gains. It also has been 
shown that feeding back the converter side current adds an inherent damping effect which 
compensates for the resonance introduced by LC and LCL filters. Control of the grid-side 
current, however, requires a more complicated control structure including active 
damping, passive damping, or state observers. [34]. 
 The controller can be implemented in either a stationary reference frame or a 
rotating reference frame. However, it has been shown that these two implementations can 
result in identical operating performances [35]. So the decision as to which frame of 
reference to use depends more on implementation priorities, than any intrinsic benefit. 
2.6. Control of Parallel VSIs in Stand-alone Systems 
 Since generation sources in a microgrid operate in parallel and are mainly based on 
power electronic inverters, there exist some similarities between VSI based DG units in 
a microgrid and VSIs in UPS systems. Hence it is useful to look at reported control 
structures for UPS systems as a preliminary basis for exploring the control of a microgrid. 
2.6.1. Uninterruptible Power Supply Systems 
 An uninterruptible power supply (UPS) system is a structure that can continue to 
supply power once the normal power supply fails, in order to minimise power 
interruptions to a critical consumer [36][37][38]. Solid-state uninterruptable power 
supply systems emerged in 1950s. The simplest form of a UPS system is an inverter that 
Chapter 2. Literature Review 
22 
converts DC power supplied from a battery to AC power [36], as shown in Figure 2.7. 
Should the normal AC source fail, the battery provides power to the critical loads. If either 
the battery or the battery charger fails, the UPS system can continue operation for a 
limited time. However, failure of the inverter causes immediate loss of power to the load. 
 To increase reliability, a redundancy structure is often proposed [39][40]. Such a 
UPS system employs two redundant inverter systems that provide power to the load at 
the same time while operating in parallel, as in Figure 2.8. If either inverter fails, the other 
inverter will supply all of the load’s power demand. A solid-state interrupter is typically 
used to avoid interactions between the inverters.  
 For applications where different loads require power with different electrical 
characteristics (e.g. different frequencies and voltage levels) a UPS structure has been 
 
Figure 2.7. A simple UPS system. 
 
Figure 2.8. A UPS system with a redundant structure. 
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proposed in [36] that produces a high frequency voltage on an intermediate AC bus, from 
which different converters supply loads with different power requirements. 
 In UPS systems, parallel inverters need to be controlled in a way to ensure stable 
operation with regulated voltage level and frequency, minimum interactions between 
inverters modules, and dividing the power delivery between the inverters for reliable 
operation [41]. 
2.6.2. Active Load Sharing Methods 
 One approach to share load between sources is to use a central controller [42] that 
receives information from measurements of voltages and currents values from different 
points of the UPS and load network, and decides on the necessary action for each of the 
inverter modules. With this method the total current being drawn by all load elements is 
measured and then averaged over the total number of inverter sources. The central 
controller will set an appropriate value as the current reference for each of the inverter 
units, while an outer control loop in the central control unit regulates the voltage at the 
loads. This control strategy can achieve good current sharing and low output voltage total 
harmonic distortion. However, it has a low degree of modularity and failure of either the 
central controller or the communication links will result in failure of the whole network. 
 To eliminate this dependency on a central controller, master-slave control has been 
proposed [43][44]. In this approach one of the inverters (master) carries out the voltage 
regulation at the load terminal. The output current of this unit is then measured and used 
as the current reference for all other inverters (slaves). If the master unit fails, one of the 
slave units takes on the voltage regulation task and becomes the new master unit. 
However, this approach lacks modularity, and the operation of the slave units is dependent 
on the reliability of the master unit. 
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 In a similar approach to centralised control called “average load sharing” [40][45], 
the output current of all inverters are measured and averaged over the total number of 
sources. This average value then becomes the current reference for all of the inverter 
units. In contrast to centralised control, this method does not need any central controller 
as the value of average currents is calculated within each inverter module and transferred 
using a common communication signal bus. Each inverter module also has an outer loop 
voltage regulator where the voltage phase angle reference is provided using another 
common communication signal bus. This approach is more reliable since it does not rely 
on only one component and is highly modular. 
 These methods mainly rely on the information of the present operating conditions 
from each electrical source and the loads, in order to calculate the appropriate operating 
points and reference commands for the sources. Since some sort of communication means 
is always necessary in these methods, they are more suitable for applications where the 
inverter units are placed close to each other and utilising communication structures is not 
an obstacle. However, with the increase in the penetration of renewable energy resources 
and emergence of large-scale stand-alone networks with distributed generators, the 
methods described in this section are considered practically challenging or impossible to 
use because of their reliance on communication links [46]. 
2.6.3. Droop Control Methods 
 In 1975 [47] presented a new approach to control the power sharing of parallel VSIs 
or static AC power sources. This approach, which is called droop control, adopts the well-
known droop control used in AC power grids with synchronous generators (described in 
Section 2.1) and after some modification applies it to solid-state power converters to 
imitate the behaviour and control of synchronous generators in large scale grids. In 
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principle, this droop-based controller treats the power electronic inverters as fundamental 
voltage sources. Assuming that the resistance of the distribution line is negligible, their 
connection to the network is through an inductive impedance. Writing the power flow 
equations for this system, a relationship is found that shows that the active power flow 
varies according to the output voltage angle of the DG voltage sources and that the 
reactive power flow can be controlled by manipulating the voltage amplitude of the DG 
units. Introducing an artificial active power - frequency droop and a 
reactive power - voltage magnitude droop results in all the DG units eventually settling 
to a steady state condition where the load power is equally shared between the generators. 
This has the particular advantage of using frequency as a natural communication tool 
between the DG units since it is uniform all over the network during steady state 
operation. 
 This idea has been applied to transistor UPS systems in [48] and [49] with emphasis 
on the achievable redundancy. [50] has presented an overview of the popular structures 
and control methods for UPS and DG systems. Droop control has been used with a flux 
vector based voltage controller in [51]. [52] applies droop control to a single phase system 
with non-linear loads, and [53] presents a droop method that works on harmonic 
components of the DG voltage output. To avoid the frequency deviation that result from 
the power-frequency droop, [54] uses an invariant-frequency droop function that 
eliminates the steady state frequency error. [55] talks about the dynamic behaviour of 
droop controlled DG units and to adjust the transients introduces components such as 
derivative and integral to the proportional droop function that previously had been 
used. [56] focuses on the operation of droop controlled DG units when they have to 
disconnect from the grid and continue operation in island mode due to a grid line fault. 
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 Apart from conventional power - frequency and reactive power - voltage droop, 
other droop methods have also been reported. [57] uses an active power vs. phase angle 
droop method where the phase angle reference of each DG unit varies based on a P/δ 
droop function. This prevents deviations in the frequency but requires the DG units to be 
synchronised using some form of communications. [58] shows that in a low voltage 
microgrid where the distribution lines are mainly resistive, an active power vs. voltage 
magnitude and a reactive power vs. frequency droop is more effective than the 
conventional droop. [59] presents a droop mechanism using the behaviour of the VSI DC 
bus voltage in response to load changes. In this method an active power vs. DC bus 
voltage and a DC bus voltage vs. AC voltage is used with a particular modulation strategy 
that allows changes on the VSI output voltage by changing the DC bus voltage. 
 These droop functions are mostly implemented as linear functions of instantaneous 
or average variables that act as proportional controllers with a fixed control gain. In some 
cases however, dynamic variables are used, such as derivative and integral of the control 
or measured variables [55]. Also the gain of the controller can become a variable or a 
programmed value that results in nonlinear droop functions [60][61]. 
 The applicability of droop functions and their accuracy in power sharing depends 
on the power flow equations of the network which are in turn significantly affected by 
the impedance of the interconnecting lines and equivalent impedance of the DG unit. The 
control structure can be adjusted to put into effect a “virtual output impedance” for each 
DG unit [62]. This virtual impedance will change the power flow equations and can 
facilitate application of a certain droop function or increase its accuracy. It can also be 
used to achieve damping, improve dynamic behaviour, and to adjust harmonic 
characteristics of the DG unit. [63] has shown that when the line impedances have 
significant real and imaginary parts a coupling between active and reactive powers in the 
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power flow equations will result. In these cases, with the knowledge of the line impedance 
values, one can use a transformation matrix to rotate the reference frame for the 
calculations. This method results in decoupled power flow equations where the new active 
and reactive powers can be controlled separately. 
2.7. Control of Microgrids 
 There has been a great amount of research into different aspects of microgrid 
control and operation. These aspects include planning and scheduling, DG placement, 
protection and safety, fault control, cost optimisation, renewable energy resources 
selection and integration, storage systems, combined heat and power (CHP) functionality, 
resource allocation, economic optimisation, voltage profile improvements, etc. 
2.7.1. Control Requirements 
 A microgrid is in many aspects different from a conventional grid. A microgrid 
covers a smaller geographical area and uses distributed components instead of central 
components [1][64] . The power ratings of the sources and loads and the voltage levels 
are lower in a microgrid [5]. More importantly, the generation sources in a microgrid, the 
distributed generators, are mainly based on renewable energy resources which have 
completely different characteristics to conventional power plants [7][26]. Renewable 
energy resources are intermittent sources where the available power can fluctuate 
significantly both during a very short period of time and in the long term. The response 
of these types of sources to changes in loads is also different to conventional systems [8], 
and storage systems further add to the distinctiveness of microgrids [27][28]. To extract 
the energy from PV arrays, wind turbines, and batteries, power electronic converters have 
to be used to change the characteristics of these sources. These power electronic 
converters, especially voltage source inverters, have significant behavioural and 
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operational differences compared to a conventional grid’s synchronous 
generators [65][66][67]. 
 Although the structure and building blocks of microgrids are quite different from 
conventional power grids, the control requirements are still much the same. The two most 
important and basic criteria in an electrical network are the regulation of voltage and 
frequency. Like a conventional electricity grid, it is expected that the microgrid provides 
electrical energy to its consumers at a nominal voltage level and frequency, of course with 
some level of deviation tolerance which can vary between countries. In addition, another 
important feature of a microgrid, and a major focus of this thesis, is that the distributed 
generation sources should always supply equal amounts of active and reactive power. So 
called “equal power sharing”, this ensures that the changes in loading conditions are 
picked up by all generators in equal amounts and as a result prevent overloading of any 
DG unit. Hence, this criterion improves the reliability of the microgrid and reduces the 
chance of any power mismatch [51][68][69]. 
 In addition to the above, [64] defines two further desirable features for a microgrid, 
namely peer-to-peer and plug-and-play capabilities. 
 Peer-to-peer capability means that the microgrid must be able to continue 
satisfactory operation when any of the DG sources fails to function correctly or 
disconnects from the network. In other words, no particular distributed generation unit 
should be crucial to the functionality of the whole microgrid. This increases the reliability 
of the microgrid. 
 Plug-and-play capability suggests that the microgrid must be able to accommodate 
any additional distributed generators at any point in time and place within the network, 
without making any changes to the existing distributed generators. That is to say, any DG 
unit can be added to the microgrid and start operation without concerning the other DG 
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units. This calls for a modular control structure for the microgrid DGs. Although 
identified as crucial characteristics of a microgrid [64], not all control strategies proposed 
in the literature achieve peer-to-peer and plug-and-play capabilities. 
2.7.2. Hierarchical Control Structure 
 In order to standardise and set a general structure for control of microgrids, a 
“hierarchical control structure” has been proposed [70]. This is based on separating 
different control levels, from basic control of a DG to power scheduling across the overall 
microgrid. This separation helps to investigate and design any control strategy at different 
levels and identifies the interactions between these layers of control. Generally, a 
microgrid control strategy can be divided into four levels: level 0, primary, secondary, 
and tertiary levels of control. Each of these levels can be summarised as follows. 
 Level 0 control: This level looks after regulating the DG output voltage, current, 
and frequency. Most DG units are voltage controlled in islanded microgrids and current 
controlled in grid-connected microgrids. In either case, a controller (e.g. linear PI or PR) 
tracks a reference value commanded by a higher level of control, which can be a voltage 
reference or a current reference. 
 Primary level control: This level calculates the appropriate voltage or current 
reference for the DG unit to achieve a certain power flow operating condition. In the area 
of this thesis, the target is to achieve equal power sharing among the DG units. One of 
the most common controllers at this level is droop control, as is discussed in Section 2.6.3. 
 Secondary level control: The combination of level 0 and primary level control does 
not necessarily achieve regulated voltages, currents, and frequency at their nominal 
values. To eliminate any deviations from the rated values the secondary level of control 
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has to do further adjustments to the primary level of control. Examples are voltage and 
frequency restoration algorithms used with droop control. 
 Tertiary level control: In some microgrid applications the DG units are required to 
follow certain power generation references or specific power flow patterns. This calls for 
a higher level of control where the power references and scheduling parameters are 
adjusted for any particular purpose. 
2.7.3. Droop Controlled Microgrids 
 Since microgrids consist of VSI-based distributed generators operating in parallel, 
the droop control approach described in Section 2.6.3 has been the most popular choice 
of control approach so far. 
 There have been various kinds of droop functions and combinations of droop 
control with other active load sharing techniques presented in the literature. [71] uses a 
DC bus voltage vs. AC voltage droop and an AC voltage vs. DC power droop to 
implement a soft curtailment strategy in order to avoid on-off oscillations of the DG 
units. [72] investigates the operation of a microgrid based on a DC bus voltage vs. AC 
voltage droop and a reactive power vs. frequency droop strategy. [73] uses a reference 
voltage vs. modulation depth droop function on distributed reactive power controllers to 
support local voltages in the distribution network. [74] presents a PQ control strategy that 
droops the measured grid voltage in order to share power in island mode using an 
islanding detection algorithm. [75] presents a three phase droop function that takes into 
account all individual phase active and reactive powers, to deal with nonlinear and 
unbalanced loads. [76] presents a virtual flux vector based strategy that droops a virtual 
flux angle and magnitude against the VSI’s active and reactive powers. [77] proposes a 
modification of angle droop that takes into account the coupling filter parameters for 
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linear and nonlinear loads. [61] uses an arctan function for the power – frequency droop 
profile instead of a proportional function to improve the small signal stability of the 
microgrid. [78] uses a Q/V-dot droop function instead of the conventional Q/V 
function. [79] proposes a voltage – power droop and frequency – reactive power boost 
function that droops the voltage magnitude and frequency against direct and quadrature 
VSI currents in synchronous reference frame. [57] investigates the performance of the 
conventional angle droop method with inertia-less and inertial loads, and the impact of 
high droop gains. It then proposes an adaptive droop controller to adjust the droop gains 
based on the output powers, in order to improve the dynamics of the system. [80] shows 
that adding derivative and integral gains to the conventional proportional droop function 
can increase the stability and dynamics of the power sharing. [81] proposes a droop 
mechanism that modifies the droop slopes based on the DG’s operating points to increase 
the reactive power sharing in a microgrid with inductive lines. [82] proposes a quadrature 
current vs. frequency droop by manipulating the voltage reference using a virtual output 
resistance for a microgrid with resistive distribution lines. [83] presents a triple droop 
control scheme. The first level is based on conventional P/f and Q/V droop. The second 
droop scheme regulates the output power of the microsource in response to the DC bus 
voltage, and the third level adjusts the output parameters for the first level to select 
between constant Pdc, constant Vdc, or Pdc sharing. [60] uses an adaptive droop strategy 
for DC microgrids that adjusts the voltage setpoint for each DG unit in order to 
compensate for the voltage error when high sharing accuracy is desired. [84] uses a 
reactive power sharing error estimation method through injection of small real power 
disturbances, in order to increase the accuracy of power sharing in low voltage 
microgrids. [85] uses a DC bus voltage vs. AC voltage droop with a smart transformer at 
the PCC to adjust the PCC voltage using tap changers, thereby controlling the active 
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power flow between the microgrid and the grid. [86] presents a microgrid control strategy 
based on open loop frequency regulation, synchronisation using GPS, and power 
management using a central controller. [87] presents a microgrid control strategy based 
on a combination of droop control and centralised control, to increase the accuracy of 
power sharing in low voltage microgrids. [88] combines droop control with an average 
load sharing technique while using low-bandwidth communications and a harmonic 
droop scheme for nonlinear loads. [89] presents a communication based secondary 
control strategy for a microgrid with a Vdc/Vac and Vac/Pdc droop strategy as the DG’s 
primary controller. [90] shows how the use of communications can improve the 
performance of a power sharing approach using voltage angle vs. active power droop. [91] 
reviews the established voltage and frequency regulation methods and suggests that using 
communications avoids the complexities from PLL systems. 
 All of these methods may seem different at the first glance, but they are essentially 
based on the same principle: using closed loop voltage controlled VSIs and controlling 
the voltage to follow a prescribed function of the output active and reactive powers. 
Consequentially the fundamentals of all these methods suffer more or less from the same 
shortcomings as identified in section 2.8. 
 In order to structurally organise and separate different control loops in microgrids, 
a hierarchical control structure is also often defined. Some works investigate these 
hierarchical structures and the relation between different control levels in a 
microgrid. [92] presents a hierarchical control structure in which a virtual power plant is 
made up of smart microgrids. The virtual power plant deals with tertiary controls and the 
microgrids deal with secondary and primary control levels. [93] discusses different 
voltage and frequency control methods in microgrids, along with technical and 
economical aspects, and then develops gossip-based primary, secondary, and tertiary 
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control algorithms. [94] discusses the hierarchical operation and economics of a DC 
microgrid with islanding, load restoration, and resynchronising, using V/I droop and 
MPPT. [95] adds a supplementary control loop to the conventional angle droop to 
improve the stability and load sharing by modulating the output of the droop controller to 
generate a modified d-axis voltage reference. [70] derives a hierarchical control structure 
for AC and DC microgrids from electrical dispatching standards. The proposed 
hierarchical structure contains primary, secondary, and tertiary controls based on 
conventional droop method and virtual impedance, frequency and voltage restoration 
loops, and the microgrid’s external power flow management, respectively. [51] presents 
a hierarchical control scheme for power sharing of parallel inverters. The outer loop 
implements the P/f and Q/V droop functions, the middle loop regulates the voltage 
magnitude and frequency, and the inner loop regulates a virtual inverter flux vector which 
is a fictitious quantity related to the volt-seconds in the filter inductor. 
 The active and reactive power coupling that results from complex line impedances 
substantially decreases the applicability of most common droop methods. This is almost 
always the case unless assumptions can be made based on negligible resistive or inductive 
components of the line impedance values. Programming a virtual output impedance is a 
common strategy to address this issue. [96] presents an approach with P/f and Q/V droop, 
while regulating the DG unit interfacing virtual impedance at fundamental and harmonic 
frequencies. [97] presents a virtual harmonic resistance based active damping method for 
parallel inverters where the resonance frequencies are changed due to the interactions 
between the VSIs. [98] presents a control strategy for DC microgrids with distributed 
storage where the virtual resistance of the droop controllers are adjusted with the state of 
charge of the storage systems. [99] presents a generalised control scheme for VSIs with 
LC and LCL output filters which includes a single loop control of inverter output and two 
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parallel virtual impedance terms. [100] presents an approach for design and 
implementation of virtual impedance for VSIs in a microgrid to alleviate voltage 
distortion problems caused by harmonic loads. [101] presents an intentionally P and Q 
coupled droop function based on a complex virtual impedance, instead of pure resistive 
or inductive, to adjust the P and Q coupling. [32] presents a virtual impedance design that 
acts as instantaneous droop controllers for parallel VSIs using a reference communication 
bus. [102] presents a virtual impedance structure that makes use of the line currents and 
the PCC voltage. Using conventional droop methods, it also addresses the harmonic 
mitigation method without using harmonic component extraction. [103] uses virtual 
impedance and communications to implement an active load sharing strategy for parallel 
UPS modules. [104] proposes a power sharing algorithm based on active power vs. 
frequency and reactive power vs. virtual impedance droop functions, where the droop 
functions are also modified to avoid the steady state deviations. [105] presents a microgrid 
control strategy based on conventional droop and virtual inductance design where the 
effects of local loads are taken into account to achieve better Q sharing. [106] uses a 
transformation matrix with the knowledge of the distribution line impedance to decouple 
the active and reactive power in a droop function to deal with the complex line 
impedances. 
 Managing harmonics and harmonic power sharing has also been addressed in the 
literature. [107] presents a harmonic compensation strategy for grid-connected voltage 
and current controlled inverters. [108] uses Vdc/Vac and Vac/Pdc droop with a 
programmable shunt harmonic resistive impedance to share harmonic currents.  
 Some works have considered the operation of storage systems in microgrids. [109] 
evaluates the performance of different control strategies such as P/f – Q/V droop and 
master slaves controllers with storage systems and load shedding strategies in an islanding 
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process of a medium voltage microgrid. [59] proposes a DC bus voltage vs. grid voltage 
and a grid voltage vs. DC power droop function for resistive microgrids with storage 
systems. [110] investigates the performance of an energy storage system with a surge 
module using droop control within a microgrid which includes synchronous generators 
and electronic interface.  
 One of the abilities of a microgrid is to be able to operate in parallel to neighbouring 
microgrids. [111] proposes a distributed power management scheme for interlinking two 
independent microgrids operating at different voltages and frequencies, with more focus 
on meeting the load reactive power demands. [112] presents a control strategy for a 
converter that interlinks AC and DC microgrids, which takes advantage of droop control 
and energy storage systems. [113] investigates using droop control to address the power 
sharing issue in a hybrid microgrid with AC and DC subgrids. 
 Integrating renewables with maximum power point tracking with other existing 
control methods has also been investigated in the literature. [114] presents an islanded 
microgrid with a synchronous generator and a PV panel which operates off maximum 
power point in order to have reserve power for regulating the frequency during load 
transients. [115] presents a power sharing strategy for PV panels and wind turbines using 
droop control and MPPT with voltage controlled VSIs. [116] presents a PV control 
approach using conventional P/f droop and MPPT with voltage controlled VSIs. [65] 
presents a PV control method that contributes to the frequency regulation of the grid. The 
strategy operates the PV away from maximum power point in order to have a reserve 
power available and derive an inertial response. 
 To ensure the microgrid’s smooth transition between the two operating modes, 
different methods have been reported. In the first approach, an islanding detection 
algorithm is used to acquire the time instance that the grid disconnects itself from the 
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microgrid due to utility grid schedules, or when the microgrid disconnects from the grid 
due to grid disturbances and faults [117][118]. At this point the microgrid controller 
switches from one control mode to another. Usually the microgrid DGs are operated as 
current controlled sources in grid-connected mode, while in island mode they change to 
operate as voltage controlled sources [119][120][121][122][123]. In the second approach, 
a fixed control strategy is used for both operation modes [124]. Design and 
implementation of this control strategy must ensure robustness and autonomy to satisfy 
microgrid regulations in both grid-connected and island modes, and during the transition. 
However, there is no need to detect the islanding incident. In either case, the microgrid 
must always resynchronise to the utility grid before reconnecting back to the grid once 
the grid disturbance is cleared [124][125]. [126] presents a control strategy for a 
microgrid based on a doubly fed induction generator, a synchronous generator, and a 
voltage source inverter. An islanding detection algorithm is used to switch the control 
approach when an islanding transition takes place. [119] investigates preplanned and 
unplanned islanding events for a microgrid with static converters and rotating generators 
using islanding detection and protection schemes. 
 The control approach for the output of a VSI based DG unit is not uniform across 
the literature. [127] combines voltage control and current control for a grid-connected 
inverter-based DG unit. [128] proposes a VSI control method that makes use of 
fundamental voltage regulation and harmonic current regulation structures for use with 
conventional droop method. [129] discusses the operation of proportional and multiple 
resonant voltage controllers in a microgrid with unbalanced and nonlinear loads. [130] 
compares the stationary and rotating frame PI and PR current regulators and shows how 
to transform linear regulators from one reference frame to another. [131] calculates the 
optimum gains for PI and PR current regulators in grid-connected VSIs. [122] compares 
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voltage controlled and current controlled PV inverters in a microgrid and concludes that 
both inverters can follow MPPT algorithms but suggests that only the grid-forming 
voltage regulated inverter allows a PV source to operate alone in an islanded microgrid, 
and the grid-follower current regulated inverter provides inherent advantages with regard 
to faster dynamic performance. [132] analyses different voltage control strategies for 
current regulated PWM inverters and proposes a decoupling feedback control strategy to 
eliminate steady-state errors and overshoots. 
 Zero crossing detection, phase-locked loop (PLL), and frequency-locked loop 
(FLL) techniques are the fundamental part of some control methods. [133] investigates 
different phase locked loop structures and presents design guidelines for achieving 
optimised dynamics. 
 Synchronous generators can provide some amount of power to instantaneous load 
demand surges at the expense of losing their angular momentum and reducing the 
frequency. This is due to the mechanical inertia of the synchronous generator. Some 
strategies have tried to mimic this behaviour of synchronous generators using power 
electronic converters [67][134]. In this way, governor and swing equations are virtually 
implemented on the VSI to give it an inertial behaviour. These VSIs are then called 
“virtual synchronous generators” or “synchronverters”. [134] compares the behaviour of 
conventional droop controlled VSIs with virtual synchronous generators that implement 
the swing equation on VSIs. [67] shows how the idea of operating a VSI to mimic a 
synchronous generator is developed, along with active power vs. frequency droop and 
reactive power vs. voltage droop mechanisms. 
 Most common distributed generation sources are based on renewable energy 
resources and power electronic converters. In a microgrid, there can be some contribution 
from non-power electronic based converters such as rotating machines or in particular 
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synchronous generators. Since the power generation contribution of such rotating 
machines is usually much smaller than that of the power electronic converters, it is 
sometimes suggested to change the control structure of the synchronous generators so that 
they match the behaviour of the VSIs [135]. In this way, the same droop function can be 
used for VSIs and SGs and control power sharing can be facilitated. [135] presents a 
microgrid in which the controller for synchronous generators has been changed to act like 
a voltage source inverter with P/V and Q/f droop functions while taking into account the 
inertia of the rotating machines. [66] presents a control strategy for a medium voltage 
microgrid with synchronous generators and VSIs, where a virtual droop is used to make 
the SG follow the VSI’s droop function, while the control function changes to grid-
following mode when the microgrid is grid-connected. 
2.7.4. Reviews of Microgrids and Their Control 
 Some authors have reviewed the main developments of the idea of microgrids and 
their technical advances. [136] gives an overview of distributed energy resources in grid 
interactive microgrids with active load sharing techniques and droop methods. [137] 
reviews the advanced control techniques for microgrids, such as decentralised control, 
hierarchical control, power quality, use of storage systems, and AC/DC microgrids. [5] 
reviews the distributed generation issues and its definitions across different applications 
and aims to provide a general definition for distributed generation. [6] presents the 
opportunities and challenges facing the integration of microgrids with the utility grid and 
proposes necessary measures that need to be taken. [138] reviews examples from different 
real world microgrids around the world and presents their operating principles. [68] talks 
about microgrid technologies such as distributed generation, storage, interconnection 
switch, and control systems, and then some microgrid testing projects from around the 
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world are reported. [69] discusses the emerging technologies in microgrids such as 
combined heat and power (CHP), microturbines, photovoltaic, fuel cells and natural gas 
fired internal combustion engines with permanent magnet generators, with intermittent 
sources considered as negative loads. Issues and benefits of these technologies such as 
control, operation and investment, optimal location for heating and cooling cogeneration, 
power quality, power management, and reliability are investigated, and unit power 
control, feeder flow control, and mixed control configurations are described. Also, 
conventional power vs. frequency droop and flow vs. frequency droop functions are 
compared. [1] explains the concept of a microgrid, its generation technologies, efficiency 
and CHP, peer to peer and plug and play characteristics, and droop control. [64] gives an 
overview of the basic architecture of microgrids, its relation to the utility grid, droop 
control, optimisation, and protection. [139] reviews control and operation aspects of 
microgrids, including microgrid structures, distributed energy resources and their 
interface, loads types, grid forming and grid following controls, energy management, 
supervisory control, and centralised vs. decentralised control. [46] reviews different 
network configurations for distributed UPS systems, circulating currents, active load 
sharing, droop methods, virtual output impedance, harmonic current sharing, and 
communication structure for microgrid applications. [140] reviews control of power 
converters in microgrids, including controls such as grid-forming, grid-supporting, and 
grid-feeding, PLL and FLL structures, hierarchical control, virtual impedance, and grid 
services provided by microgrids. [141] reviews the parallel operation of VSIs, including 
various configurations, structures, control, and safety. [142] reviews hierarchical control 
systems, including primary, secondary, and tertiary, with different control methods and 
their economical aspects. 
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 These reviews reveal that the major part of the literature is following one particular 
direction, i.e. using droop controlled voltage regulated VSIs, proposing new droop 
functions for a specific scenario, and trying to mitigate the effect of complex line 
impedances that is inherent to these droop functions. The remainder of this chapter now 
reviews the major limitations that are inherent to this control strategy, as a basis for 
moving to the new control strategy developed in the rest of this thesis. 
2.8. Limitations of Existing Microgrid Control Methods 
 In strategies that are categorised as communication-based, the fact that these 
methods have a crucial need for fast communications, especially in microgrids with 
distributed generation units, and the non-modular structure of the control structure makes 
them less applicable for microgrid applications, and limits their usage to cases where 
using communications is easy and reliable. 
 Droop control strategies have been very popular recently due to their modular 
structure and low reliance on communications. However, they also have particular 
shortcomings that degrade the microgrid performance, limit their practicability, and 
increase the complexity of the controller structure, as follows: 
1. Lack of control over output current 
 The droop control strategy has been mainly used with closed loop voltage controlled 
DG units. The voltage controllers are usually a linear PI or PR controller, which can be a 
single loop or dual loop control structure. The single loop voltage controller has no control 
over the DG current. The dual loop voltage control structure provides very little control 
over the current since it is only an internal control variable, and it is difficult to command 
a specific current reference or limiting the peak current because of external constraints. 
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This can cause stability and performance issues for the operation of the DG and the 
microgrid.  
2. Slow dynamics due to voltage control loop 
 The dual loop voltage controller used in many droop strategies consists of an inner 
loop current controller and an outer loop voltage controller. Linear current regulators are 
known to achieve a fast dynamic response. However, the outer loop voltage controller 
has to be tuned to have a maximum of about one tenth of the bandwidth of the current 
control loop [70]. This significantly compromises the performance of the overall 
controller. 
3. Delays caused by power measurements 
 Droop control basically acts on the amount of generated active and reactive power 
and so is significantly affected by the dynamics of the power measurement strategy 
employed [143][144][145]. Due to the nature of instantaneous active and reactive power 
values there is always some kind of low pass filter placed in the control structure. This 
can substantially slow down the operation of the overall microgrid. 
4. Stability problems due to interactions between DG units 
 In the structure of a droop controller, other than the droop function itself, there are 
two stages that affect the dynamic response of the distributed generator: power calculation 
time and voltage setpoint update rate. As the droop mechanism relies on the value of 
active and reactive powers, having different measurement methods with different speeds 
and dynamics results in the DG units not responding at the same time to a change in the 
loading conditions. Also, the time instance that it takes for the voltage setpoints to be 
calculated by the droop function and then applied to the voltage control circuit depends 
on the rate of updating the voltage setpoint values and varies for different DG units. These 
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differences in implementations can cause unwanted interactions between the DG units 
and threaten the stability of the microgrid, as are investigated in Chapter 3. 
5. Sensitivity to line impedance values and microgrid interconnections 
 The droop function that can be used in a microgrid has to be chosen based on the 
relationships between power values and other control variables such as commanded 
voltage and frequency. These relationships are derived from the power flow equations in 
the network and can significantly vary with the impedance of the distribution lines and 
the microgrid interconnections. In addition, their effectiveness relies on the accuracy of 
the assumptions made on the negligible parts of the line impedance values. Due to this 
reason, most droop functions described in the literature are limited to the cases of only a 
high or a low line impedance X/R ratio and are not readily applicable to other network 
situations. 
2.9. Summary 
 This chapter has presented a review of the ideas, fundamentals, and properties of 
microgrids through a summary of the important advances in control of microgrids as 
reported in the literature. However, as identified in the last section of this chapter, the 
currently popular microgrid droop control strategy has particular limitations that degrade 
the performance of the microgrid and the general practicality of this control strategy. 
These limitations stem from the structure of voltage controlled VSIs, the artificial droop 
functions that are prescribed for each case and scenario, and the inherent sensitivity to 
line impedance values upon which many droop functions are derived. In the following 
chapters, these issues will be addressed and an alternative control strategy will be 
proposed that resolves such problems. The developed control strategy results in an 
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improved microgrid performance, and offers a very attractive alternative to the more 
conventional approaches that are currently used. 
EQUATION CHAPTER (NEXT) SECTION 1 
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EFFECTS OF TIMING DIFFERENCES IN 
VOLTAGE-BASED DROOP CONTROL 
 
 In the previous chapter, common reported control approaches for power sharing in 
microgrids have been reviewed. The most popular approach, which is droop control with 
voltage controlled DG units (voltage-based droop control), has certain limitations, some 
of which are relatively more apparent than the others. For example, in most reported 
strategies, the DG droop controllers are implemented using the same power calculation 
method, and assume identical voltage and frequency command update rates. 
Unfortunately in a practical microgrid, these assumptions are not necessarily true since 
the DG sources may quite likely be designed by different manufacturers with various 
dynamic operating characteristics. 
 This chapter explores a fundamental limitation with the conventional droop strategy 
that to date has not been addressed in the literature, which is the influence of unequal 
droop response times. It proceeds by investigating a microgrid consisting of DG units 
with unequal droop response times (Droop response time is defined as the time delay 
The material in this chapter was first published in part as: 
Shoeiby, B.; Holmes, D.G.; McGrath, B.P.; Davoodnezhad, R., "Dynamics of droop-controlled 
microgrids with unequal droop response times," Power Engineering Conference (AUPEC), 2013 
Australasian Universities , vol., no., pp.1,6, Sept. 29 2013-Oct. 3 2013. 
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caused by the sum of power calculation delay and voltage reference update rate). Unequal 
droop response times are caused by variations in the implementation of the DG droop 
function in different controllers. The investigation results show that just one DG unit with 
a relatively large droop response time can cause all DG units across the microgrid to 
significantly oscillate in response to a transient event. This significantly degrades the plug 
and play capability of the microgrid, and is an inherent limitation of a conventionally 
implemented droop regulation algorithm. 
3.1. Basics of Voltage-based Droop Control 
 Droop strategy in microgrids with distributed power electronic generators is an 
attempt to imitate the behaviour and control of synchronous generators in large scale 
grids. In a general case, if one writes the power flow equations for a voltage source 
connected to a utility grid through inductive lines, a relationship between active power 
and voltage phase angle and between reactive power and voltage level can be derived. 
However, these relationships are significantly based on the assumption of how the 
distribution lines are modelled: inductive, resistive, or complex impedance. After a droop 
function is chosen based on these equations, the output active and reactive power of each 
DG unit is measured and passed through the droop function to calculate a voltage level 
and frequency reference for the DG unit. 
 In principle, droop-based controllers treat the power electronic inverters as 
fundamental voltage sources, as shown in Figure 3.1 which illustrates a single DG unit 
connected to the microgrid point of common coupling (PCC). Assuming that the 
resistance of the distribution line is negligible, this connection will be through an ideal 
inductive impedance. The generated active and reactive powers can then be calculated 
using the basic principles of AC power system analysis [4] as follows: 
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 sinPCC
line
V V
P
X
  (3.1) 
 
2 cosPCC
line
V V V
Q
X

  (3.2) 
where  is the phase angle between the DG voltage source and the PCC voltage. These 
relationships are also depicted as phasor diagrams in Figure 3.2. 
 From (3.1), it can be seen that the active power flow varies according to the output 
voltage angle of the DG voltage sources. Changing a DG frequency from its nominal 
value according to its generated active power causes a change in the DG voltage phase 
angle, which enforces an artificial power-frequency droop behaviour on the voltage-
controlled DG. These individual changes result in all the DG units eventually settling to 
a steady state condition where the load power is equally shared between the microgrid 
generators. This has the particular advantage of using frequency as a natural 
communication tool between the DG units since it is uniform all over the microgrid during 
steady state operation. Equation (3.2) implies that the reactive power flow can be 
 
Figure 3.1. A distributed generator connected to the point of common coupling of a 
microgrid through a distribution line. 
 
Figure 3.2. Phasor diagram of voltages and currents of the network of Figure 3.1 in the 
case of a purely inductive line impedance. 
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controlled by manipulating the voltage amplitude of the DG units. Similar to the power 
vs. frequency droop function, the voltage amplitudes can be drooped from their nominal 
value to achieve equal reactive power sharing [47][50][51]. 
 Figure 3.3 shows the block diagram of a typical droop controller to implement this 
concept. The controller has several steps of processing, where at each computational cycle 
the output active and reactive powers are calculated from the measured output voltage 
and current. These powers are then passed onto the droop function block which calculates 
the necessary changes to the commanded frequency and voltage magnitude. These values 
are updated at intervals determined by its designed update rate. The generated reference 
is then fed to the DG voltage regulator, which can be either an open loop PWM type 
modulator or a closed loop feedback system. 
 These droop control relationships can be expressed as [47][50][51]: 
 ( )ref nom nomf f m P P     (3.3) 
 ( )ref nom nomV V n Q Q     (3.4) 
 
Figure 3.3. Droop controller block diagram;  is the output of the droop controller, 
which is used as a voltage reference command for the DG voltage controller. 
 
Figure 3.4. Droop function curves for a P/f and Q/V droop: Equations (3.3) and (3.4). 
( )refv t
Chapter 3. Effects of Timing Differences in Voltage-based Droop Control 
49 
and are illustrated in Figure 3.4. The final commanded voltage reference for each DG unit 
is an AC quantity defined by 
 ( ) sin( ( ))ref ref refv t V t , (3.5) 
where 
refV  and reff  are determined by (3.3) and (3.4) according to the amount of power to 
be supplied by the DG source. ( )ref t  is calculated using: 
 ( ) 2 ( )ref reft f t dt   . (3.6) 
 While the assumption of negligible resistance in distribution lines is valid for higher 
voltages, it is not necessarily true for the lower voltages of a microgrid. In such systems, 
the distribution line resistance to reactance ratio is much higher and they are often 
assumed to be essentially resistive [58]. Consequently the power flow equations become: 
 
2 cosPCC
line
V V V
P
R

  (3.7) 
 sinPCC
line
V V
Q
R
   (3.8) 
 In this case a different set of droop equations need to be adopted in order to maintain 
power balance, i.e. P/f and Q/V droop functions will be replaced by the Q/f and P/V 
functions [58]: 
 ( )ref nom nomf f m Q Q     (3.9) 
 ( )ref nom nomV V n P P     (3.10) 
 In the general case however, the line impedances cannot be modelled as pure 
inductive or resistive. Therefore, the power flow equations become as follows: 
 
2
1 1
1 1 1 1 1
,1 ,1 ,1
.cos .cos .sin .sin
line line line
E V E VV
P
Z Z Z
   
 
    
 
 (3.11) 
 
2
1 1
1 1 1 1 1
,1 ,1 ,1
.cos .sin .sin .cos
line line line
E V E VV
Q
Z Z Z
   
 
    
 
 (3.12) 
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In this case, a straightforward droop function cannot be derived and more complicated 
methods need to be employed [102][103][104][105][106]. 
3.2. Investigation of Droop Response Time and Effects on Microgrid 
Dynamics 
 Regardless of the droop function, in all cases the output powers of the DG unit need 
to be measured and then passed through the droop function. The dynamics of this power 
measurement process can vary significantly between different DG units. Most reported 
droop controller strategies for microgrid systems generally assume that the power 
calculation methods are identical for all the DG sources. In addition, they usually ignore 
update delays. However, for a real physical microgrid with various DGs built from 
different designs and manufacturers, these assumptions are not necessarily valid, and it is 
quite likely that various DGs will use different power calculation methods with different 
calculation times. This could be caused by such simple variations as different filter gains, 
or different power calculation strategies. For example, single-phase systems typically 
detect a change in the average output power much more slowly than three-phase systems 
since they have to filter out the double fundamental frequency power oscillation that is 
inherent to a single-phase system. Manufacturers may also limit the rate of change of 
voltage and frequency command for their DGs because of internal limitations, and 
physical implementation variations can also contribute to different response times.  
 Two primary factors contribute to the droop response time: power calculation time 
and voltage setpoint update rate. A number of methods can be used to calculate the real 
and reactive power of a DG unit. For example, one can  
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a)  calculate the instantaneous power ( ) ( ) ( )P t v t i t   and then pass it through a low 
pass filter to determine the average power 
averageP . The power is then sampled at 
regular intervals and sent to the droop controller. 
b) use a second order generalised integrator (SOGI) to determine the alpha-beta 
reference frame components v , v , i , i , and then calculate averageP v i v i      
at regular intervals. 
c)  use a synchronous integrator to calculate 
0
1
( ) ( )
T
averageP v t i t dt
T
   for each cycle. 
 These are all common methods used for single-phase DG systems and each of them 
takes substantially different times to calculate the power flows, ranging from tens of 
milliseconds up to a few seconds. Three-phase systems typically use different algorithms 
to calculate output powers, again with different calculation times. 
 
Figure 3.5. A stand-alone microgrid with three droop controlled DGs. 
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 The frequency and voltage magnitude setpoints calculated by the droop function 
block shown in Figure 3.3 are used as inputs to the VSI controller, to create a sine wave 
voltage reference for the DG unit. These setpoint values are calculated and updated 
digitally based on a predetermined update rate, either as an immediate step change in 
value, or more likely as a rate of change per update cycle to limit the slew rate. Since this 
update rate is determined by individual DG units according to their software or hardware 
implementation, it can vary significantly between different DG systems. These unequal 
response time delays can cause issues such as poor dynamic response, degraded plug and 
play capability, and also instability of the microgrid, as will now be demonstrated. 
 To investigate the operation of a microgrid and the interactions between the DG 
units when they have equal or different droop response times, the network of Figure 3.5 
is considered. This network shows a model of an islanded microgrid with three DG units 
connected to the microgrid PCC through distribution line impedances. The DG units are 
modelled as AC voltage sources, since internal closed loop and switching level 
behaviours are not of interest in this study. Each DG unit has a droop controller which 
measures the output active and reactive power, and then adjusts the voltage reference 
frequency and magnitude according to its droop function. The droop functions are defined 
in (3.3), (3.4), (3.9), and (3.10). A resistive load of 4 kW is present at the PCC. The 
simulated microgrid model is studied for two cases: mainly inductive distribution lines, 
and mainly resistive distribution lines. 
3.3. Effects of Droop Response Times in a Microgrid with Inductive 
Distribution Lines 
 The microgrid model in Figure 3.5 is considered with three DGs connected to the 
PCC through distribution lines which are assumed to be mainly inductive. The 
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corresponding distribution lines of the DGs have different impedances to simulate their 
physical distance from PCC as in a real-world electrical system. Each of these DG sources 
shares the active power demand of the load using the droop controller structure shown in 
Figure 3.3 and equations (3.3) and (3.4). The system parameters are given in Table 3.1. 
3.3.1. Performance of the microgrid during steady state 
 Figure 3.6 shows the performance of the steady state power sharing of each of the 
individual DG sources, which is equivalent to one third of the total power supplied to the 
PCC load. For this droop controlled microgrid, the amount of power supplied to the PCC 
load is determined by the droop coefficients and the rated power values as defined in 
Table 3.1. From this figure it can be seen that during steady state operation, the power 
sharing accuracy is independent of the droop response times, as expected from the 
discussion in Section 3.2. 
 
Microgrid with Inductive 
 Distribution Lines 
Microgrid with Resistive 
 Distribution Lines 
Pnom1,2,3 2 kW 2 kW 
Qnom1,2,3 0 kVAr 0 kVAr 
Voltagenom 240 Vrms 240 Vrms 
Frequencynom 50 Hz 50 Hz 
Rload 4 kW 4 kW 
Zline1 0.02 + j0.2 Ohms 0.6 + j0.08 Ohms 
Zline2 0.04 + j0.4 Ohms 1.2 + j0.16 Ohms 
Zline3 0.03 + j0.3 Ohms 0.9 + j0.12 Ohms 
m1,2,3 5e-06 rad/W.s -5e-06 rad/VAr.s 
n1,2,3 1e-03 V/VAr 5e-02 V/W 
 
Table 3.1. Microgrid System Parameters  
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3.3.2. Performance of the microgrid during load step change 
 In contrast to steady state performance, the dynamics of the microgrid are 
significantly dependent on the droop response times. The DG units are expected to provide 
equal power sharing in order to suppress the circulating currents. To investigate the 
dynamic effect of unequal droop response times on the power sharing performance, a step 
change is applied to the PCC load from 4 kW to 8 kW at t = 3s, after the DGs have reached 
steady state. This step change is applied for both equal and unequal droop response times 
for the three DG units. 
Case study 1: DGs with equal droop response time of 50ms 
 Figure 3.7(a) shows the dynamic response of the DGs to the load change for the 
equal droop response time of 50 milliseconds. From this figure, it can be seen that all the 
DGs have a smooth decaying transient without any sign of instability after the load step 
change. This behaviour is expected since the droop response times are equal for all the 
three DGs and they all use the same droop control algorithm. 
 
Figure 3.6. Steady state power sharing in the 3-DG stand-alone microgrid. 
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Case study 2: DGs with unequal droop response times 
 Figures 3.7(b)-(d) investigate the case where a DG unit droop response time is 
changed to 200 milliseconds while the other two DG droop response times are kept equal 
to 50 milliseconds. From these figures, once the load step change is applied, the droop 
 
Figure 3.7. DG active powers in response to a load change; with equal and unequal 
response times: (a) DG1 = DG2 = DG3 = 50 ms. (b) DG1 = DG2 = 50 ms, DG3 = 200 
ms. (c) DG1 = DG3 = 50 ms, DG2 = 200 ms. (d) DG1 = 200 ms, DG2 = DG3 = 50 ms. 
Chapter 3. Effects of Timing Differences in Voltage-based Droop Control 
56 
controller begins to control the output power of the DGs using the droop functions (3.3) 
and (3.4). However, the difference in droop response times results in a poor dynamic 
response which can take up to 2.5 seconds to settle back to a balanced condition. These 
oscillations of power outputs as shown in Figures 3.7(b)-(d) will result in large circulating 
currents between DGs during the transient condition. The oscillations are essentially 
caused by the interactions between the DG sources as a result of different droop response 
times. 
 From these figures, it can be seen that presence of a ‘slow’ DG (with larger droop 
response time) can have a significant negative impact on the dynamics of the other DGs. 
Also from Figure 3.7(d), if the slowest DG is the nearest to the PCC (smallest line 
impedance), it will result in larger transient oscillations compared to Figure 3.7(c) where 
the slow DG is the farthest away from the PCC. 
3.3.3. Plug and play capability of the microgrid 
 Another important characteristic of a microgrid is its modularity, also known as 
plug and play. In this case any DG source should be able to connect to the microgrid at 
any point of time and location, with the microgrid still continuing with stable operation. 
To examine the effect of droop response times on the plug and play capability of a 
microgrid, a simulation case is considered where the PCC load remains at 4 kW and the 
DG sources start connecting to the microgrid at certain instants of time. From Figure 3.5, 
the microgrid is initially feeding the load using only DG1. At t = 1s, DG2 connects to the 
microgrid and starts sharing the load with DG1. Finally, DG3 joins the microgrid at t = 2s 
, after which all the three DGs participate in power sharing of the PCC load. 
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Case study 1: DGs with equal droop response time of 50ms 
 Figure 3.8(a) shows the DG output powers when they connect to the microgrid at 
the time instants t = 1s and t = 2s. It can be seen that the DGs experience a sudden change 
in their output powers as a power imbalance occurs caused by the lack of synchronisation 
at the time of plugging in the new DG. However, this imbalance damps smoothly without 
any oscillations. 
Case study 2: DGs with unequal droop response times 
 Figures 3.8(b)-(d) investigate the situation where a DG unit droop response time is 
changed to 200 ms (slow DG) while the other two DGs’ droop response times are kept 
equal at 50 ms (fast DGs). These results show that placing a relatively slow DG at any 
point on the microgrid causes a considerably underdamped transient for all existing 
microgrid DGs before reaching steady state. At t = 1s, Figure 3.8(c) shows the situation 
when a slow DG plugs to a microgrid driven by a fast DG while Figure 3.8(d) shows the 
situation when a fast DG connects to the microgrid driven by a slow DG. Note that the 
dynamic responses of these transients are quite similar. This implies that plugging a fast 
DG to a microgrid does not guarantee smooth transients since the response is affected by 
the slow DGs already present in the microgrid. 
 Figure 3.8(d) also shows that when DG3 is plugged to the microgrid (t = 2s), the 
DGs suffer from more severe oscillations when the slow DG is closest to PCC. In 
Figure 3.8(d) DG1 (with a high droop response time) is the closest DG to the PCC and its 
dynamic performance is affected more significantly compared to Figure 3.8(c) where the 
slow DG2 is the farthest from the PCC. 
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 It should be noted that the initial power disturbances, which are due to the lack of 
synchronisation at the time of connection, damp out smoothly and are almost identical 
for all cases. However, it is the following oscillations and swings that are important, with 
the effect of different droop response times on these oscillations as demonstrated in these 
figures. While large power disturbances as a result of synchronisation errors merely act 
as a trigger for this test case. 
 
Figure 3.8. DG active powers in plug and play scenario; with equal and unequal 
response times: (a) DG1 = DG2 = DG3 = 50 ms. (b) DG1 = DG2 = 50 ms, DG3 = 200 
ms. (c) DG1 = DG3 = 50 ms, DG2 = 200 ms. (d) DG1 = 200 ms, DG2 = DG3 = 50 ms. 
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3.4. Effects of Droop Response Times in a Microgrid with Resistive 
Distribution Lines 
 This section explores a practical model of the low voltage microgrid system of 
Figure 3.5, incorporating a high R/X ratio for the distribution lines. The DG sources of 
Figure 3.5 are connected to the PCC load through mainly resistive lines (high R/X ratio), 
sharing the active power demand according to their droop controllers. The droop 
controllers are implemented using (3.9) and (3.10), with the control structure shown in 
Figure 3.3 and system parameters listed Table 3.1. 
 Figure 3.9 shows the performance of this microgrid under these conditions where 
the three DGs are initially running with nominal voltage and frequency without any 
operating droop controllers. The DGs generate different amounts of active power as a 
result of different distribution line impedances. The droop controllers start operation at 
t = 0.1s, forcing the DGs to share the load power equally. Once the DGs have reached 
steady state, a load step change is applied at t = 0.3s. 
 Case study 1: DGs with equal droop response time of 5ms 
 The DGs output powers for the case of equal droop response times of 5ms are 
shown in Figure 3.9(a). The high R/X ratio results in very fast changes in the DG output 
powers, compared to the case with mainly inductive lines. Also note that there is a minor 
power sharing error which is primarily caused by the resistive nature of the distribution 
lines. 
 Case study 2: DGs with unequal droop response times 
 Figure 3.9(b) shows the results for the case of unequal response times: DG1 = 6ms, 
DG2 = 5ms, DG3 = 5ms. The difference in droop response times now results in distortion 
in the dynamic response with significant oscillations before reaching their steady state 
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values. Figure 3.9(c) shows the case for the droop response times of DG1 = 6ms, 
DG2 = 6ms, and DG3 = 5ms. These droop response time values result in instability of the 
microgrid once the droop controllers start their operation. These results suggest that a 
microgrid with resistive line impedances is significantly sensitive to the DG droop 
response times, compared to a microgrid with inductive lines. Hence, a practical 
microgrid with mainly resistive distribution lines is quite likely to be more prone to 
instability as result of various droop response times within the DG units.  
 
Figure 3.9. DG active powers in a microgrid with resistive distribution lines; response to 
enabling droop control at t = 0.1s, and response to a load change at t = 0.3s; with equal 
and unequal response times: (a) DG1 = DG2 = DG3 = 5 ms. (b) DG1 = 6ms, 
DG2 = DG3 = 5 ms. (c) DG1 = DG2 = 6 ms, DG3 = 5 ms. 
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 As it has been noted, due to the high sensitivity of a resistive network compared to 
an inductive network, shorter response time values of 5ms and 6ms must be used to 
maintain stability. 
 It is also worth noting that the purpose of these simulations was to show that droop 
response time, which have not been considered anywhere in the literature, can cause 
practical problems in a real world microgrid. Since the voltage control loop for each DG 
has been tuned to perform its optimimum dynamics, the consequential oscillations can 
only be due to the differences in droop response times. 
3.5. Summary 
 Proper management of transient changes in response to adding or removing sources 
or loads is essential for a practical microgrid. Voltage controlled distributed generators 
with a droop mechanism in a microgrid may well be built based on different designs and 
technologies which can result in different droop response times. In this chapter it has been 
shown that droop controlled voltage regulated DG units with unequal droop response 
times can experience significantly poor dynamics while trying to share the load power. It 
has also been shown that presence of a DG with relatively high response time can 
introduce unwanted oscillation to all distributed generators in the microgrid. The effect 
has been shown to be more significant in microgrids with higher R/X ratio distribution 
lines, which is typically the case in low voltage microgrids. Adding this to the previously 
mentioned limitations of voltage based droop control, the results show that this microgrid 
control method can suffer from practical issues in certain conditions, especially in low 
voltage microgrids. Compensating for the DGs’ droop response times can be one potential 
although tedious solution, but other limitations that stem from the nature of voltage based 
droop control still need to be addressed. However, as an alternative solution, the next 
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chapter of this thesis explores the use of a current control scheme for a microgrid with no 
need for power measurements, to achieve a robust and simple microgrid control 
mechanism with minimal sensitivity to the issues explored in this chapter. 
EQUATION CHAPTER (NEXT) SECTION 1 
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CURRENT CONTROLLED DGS AND 
CURRENT MAGNITUDE DROOP 
 
 The previous chapters have presented practical issues concerning the operation of 
voltage-based droop controlled distributed generators in microgrids. This chapter now 
presents an alternative, a new control scheme based on current controlled VSIs, to help 
solve these shortcomings. The strategy employs a predictive voltage controller that 
continuously adjusts the reference amplitude of a linear current controller to maintain a 
required DG output voltage level. This allows regulated voltage levels to be achieved 
across the microgrid without needing a slow voltage feedback loop. The faster dynamics 
of current regulation also achieve a faster load change response compared to voltage 
controlled VSIs, and allow the DER injected power to be more rapidly and more 
accurately matched to the required load. Finally, a new current based droop controller is 
proposed to achieve equal power sharing between multiple current regulated DG units. 
The material in this chapter was first published in part as: 
Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "A new current control droop strategy for 
VSI-based islanded microgrids," Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE-ASIA), 
2014 International , vol., no., pp.1482,1489, 18-21 May 2014. 
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4.1. Conventional Voltage Regulation 
 Microgrids have the ability to operate either in grid-connected or in stand-alone 
(island) mode. In grid-connected mode, the microgrid exchanges power with the grid and 
the grid can compensate the voltage level at the point of common coupling. However, in 
island mode there is no exchange of power between the microgrid and the grid, and the 
DGs are required to balance their generated active and reactive power with the microgrid 
loads and consumer demands. In addition, the DGs must maintain their operating 
frequency and voltages within an acceptable range defined by the grid 
regulations [69][139]. 
 An illustrative grid-connected DG unit is shown in Figure 4.1(a). Since the presence 
of a stiff grid voltage allows straightforward control of DG power by directly 
commanding the VSI output current, most grid-connected systems directly control the 
current of the DG voltage-source inverter (VSI) [131][146][147][148][149].  
 However, in an islanded DG unit as shown in Figure 4.1(b), since there is no 
dominant grid to maintain the voltage level at the inverter connection point, the voltage 
levels are determined by the output current of the DG unit and the load impedances. 
Consequently these voltages vary as the load impedances change, unless the DG current 
reference is adjusted to maintain the voltage levels. This has led to the belief that the DG 
units cannot maintain voltage levels if they operate in current control mode [70][122]. 
Therefore, DG units in island mode are operated in voltage control mode so that their 
output voltages can be directly regulated. Typically, a voltage-based droop controller is 
incorporated into each DG unit’s control structure to adjust its voltage magnitude and 
frequency to share active and reactive power [51][58][59][80][100]. However, voltage 
controlled DGs and voltage-based droop control methods have the shortcomings 
identified in Chapter 2 and Chapter 3. The approach presented in the next section avoids 
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these shortcomings and offers a control strategy that exploits the advantages of current 
regulated VSIs. 
4.2. Current Controller with Predictive Voltage Regulator 
 To benefit from the advantages of the conventional current regulation structure 
shown in Figure 4.2, all DGs operate in current control mode. In this case, individual 
instantaneous current references  refi t  are used as each DG unit’s setpoint. 
 
(a): Grid-connected DG. 
 
(b): Islanded DG. 
Figure 4.1. Grid-connected and islanded single DG units. 
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4.2.1. Current Controller Structure 
 The current controller of choice is a linear Proportional + Resonant (PR) current 
regulator, the structure of which is shown in Figure 4.3. A PR regulator is chosen because 
of its excellent performance in tracking a reference with close to zero tracking error. The 
PR regulator in the continuous domain is defined as [150]: 
 
2 2
( ) 1 ic p
PR
k s
G s k
s 
 
  
 
, (4.1) 
where 2PR PRf   and PRf  is the regulator’s resonance frequency. PRf  is generally 
selected to be equal to the nominal grid or microgrid fundamental frequency. The gains 
of the PR controller, 
pk  and ik , are calculated as described in [131], to provide maximum 
cross-over frequency for any given phase margin and to achieve the best possible transient 
response, using 
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Figure 4.2. Conventional linear current controller. 
 
Figure 4.3. Proportional + Resonant (PR) compensator. 
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where 
 max
2 m
c
dT
 


 , m  is the desired controller phase margin, dT  is the controller 
sampling and transport delay, L  is the VSI’s output filter inductance value, and 
DCV  is 
the VSI’s DC bus voltage. 
 The reference current of DG1 is defined as: 
       
11 1,
sin
refref ref pk i
i t i t t  , (4.4) 
where  1,ref pki t  is continuously calculated using (4.6) and  1refi t  is the phase angle of 
a signal with nominal fundamental frequency: 
  
1refi nom
t dt   , (4.5) 
where 2nom nomf  . 
 The reference current  1refi t  and the measured VSI output current  1vsii t  are then 
compared and passed onto the PR regulator to calculate the switching commands for the 
VSI H-Bridge switches. The controlled variable can be either the converter side  1vsii t  
or the grid side  1DGi t  current. To increase the stability region and the simplicity of the 
controller, the DG’s converter side current is chosen as the controlled variable. 
 This PR controller is implemented on the DG unit shown in Figure 4.1(b). The aim 
is to match the VSI output current ( )vsii t  to a target reference current ( )refi t , while the DG 
provides power to the PCC load impedance loadZ  through the line impedance lineZ . The 
block diagram of the resultant system is shown in Figure 4.4. 
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4.2.2. Voltage Controller Structure 
 In an islanded DG system, the target reference current needs to be adjusted in 
accordance with the loading conditions. Otherwise for a constant output current, the 
voltage level at the DG and load terminals will vary as the load impedance changes. One 
option is to place a linear voltage regulation loop around the current regulator, which acts 
as an outer control loop and tracks a sinusoidal target reference voltage. This essentially 
changes the current controlled DG into a voltage controlled DG and introduces the 
limitations described in Chapter 2 and Chapter 3. The method proposed in this chapter is 
to use a predictive voltage controller that quickly adjusts the reference current magnitude 
of the DG based on the voltage magnitude of the DG output terminal. This can be 
expressed in discrete time form (denoted by the time index n) as: 
  
 
 
, ,
, ,
1ref v pk
ref v pk
ratio
i n
i n
V n

 , (4.6) 
where  , ,ref v pki n  is the reference current magnitude commanded by the voltage regulator 
for each DG unit, and  ratioV n  is the voltage ratio variable used as a multiplier to 
increase / decrease the commanded reference current magnitude for the VSI and is defined 
as: 
  
 ,
,
DG pk
ratio
nom pk
v t
V t
V
    or    
 ,
,
DG pk
ratio
nom pk
v n
V n
V
 , (4.7) 
 
Figure 4.4. Proportional + Resonant current control structure implemented on 
DG unit #1 connected to the PCC load. 
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where  ,DG pkv t  is the estimated peak value of the DG output voltage and ,nom pkV  is the 
peak value of the nominal DG voltage. Since the DG output voltage is defined as: 
       , sin DGDG DG pk vv t v t t  , (4.8) 
the peak value of the DG output voltage can be readily calculated as: 
  
 
  
,
sin
DG
DG
DG pk
v
v t
v t
t
 , (4.9) 
where  DGv t  is the instantaneous value of the measured DG output voltage, and  DGv t  
is the DG output voltage phase angle calculated using a Phase-Locked Loop (PLL), as 
described in Section 4.4. To avoid a division over a denominator of zero when the voltage 
phase angle is around 0 or 180 degrees, the implemented controllers use the sine value of 
a nearby phase angle (for example 20 degrees in this case) when the phase angle is 
between -20 and 20 degrees, or between 160 and 200 degrees. 
 The result of implementing this controller structure on the converter and load 
system in Figure 4.1(b) is a regulated voltage level at the DG output terminals and fast 
recovery of the voltage after a load transient, as is demonstrated in Sections 4.5 and 4.6. 
Both (4.6) and (4.7) are independent of the network impedances such as the PCC load 
and line impedances. Note also that the fundamental frequency of the microgrid remains 
constant at its nominal value.  
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4.3. Power Sharing Algorithm for Parallel Operation 
 To investigate parallel operation of the DG units, the network of Figure 4.5 is 
considered which represents an islanded microgrid with three VSI-based DG units. The 
VSIs are fed with DC voltage sources representing renewable energy sources, and the 
distribution lines are modelled with lumped impedances. The DG units are in charge of 
providing power to the PCC load and regulating the microgrid voltage level and 
frequency. The voltage and current control algorithms described in the previous section 
are applied to all of the DG units. Each DG unit’s reference current magnitude is 
calculated from (4.6) and (4.7), and the reference current phase angle is generated from 
(4.5). All DG units are then synchronised using a slow communication medium that aligns 
 
Figure 4.5. Islanded microgrid with three parallel VSI-based DG units converting the 
DER DC voltage to AC voltage. 
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the reference phase angle zero crossings to make sure  
refi
t  for all DGs are equal. This 
is to make sure that the two DGs will work at equal power factors, and adjusting the 
current magnitude also adjusts the apparent power value. 
 Using this algorithm, the DG units can achieve regulated voltage levels and 
frequency across the microgrid and a fast response to any change in the PCC loading 
conditions, as will now be shown. However, the ratio of power supplied by each DG unit 
depends on the value of the corresponding distribution line impedance, which can result 
in overloading of some DG units during transient load changes. 
 To achieve equal power sharing between current controlled DG units, a power 
sharing algorithm needs to be incorporated into the DG units’ control structures. This new 
power sharing function is based on reducing the power generation of each DG unit when 
the output power is larger than the other DG units. Hence, it is categorised as a droop 
controller which acts on the VSI output current. To realise if a DG’s output power is 
larger than the other DGs, the nominal value for the power can be taken into account as a 
reference point. To implement this idea, first the following droop mechanism is 
considered: 
       1 1, 1 11ref ref v DG nomS n S n m S n S       (4.10) 
where 
1refS  is the target DG output apparent power for power sharing, 1,ref vS  is the target 
DG output apparent power without the power sharing algorithm, 
1DGS  is the measured 
DG output apparent power, 1nomS  is the nominal DG output apparent power, m  is the 
proportional gain of the droop control algorithm, and n  is the discrete time computation 
point. Apparent power can be calculated as: 
 
2 2
pk pkV I
S   , (4.11) 
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and therefore (4.10) can be rewritten as: 
   
           
1, 1,
1, 1, , 1, 1, 1, 1,
2
1 1
2 2 2
nom pk ref pk
nom pk ref v pk DG pk DG pk nom pk nom pk
V n i n
V n i n v n i n V n i n
m

  
   
 
  (4.12) 
where 
1,ref pki  is the DG1 reference current magnitude for power sharing, 1, ,ref v pki  is the 
DG1 reference current magnitude without the power sharing algorithm, 
1,DG pkv  and 
1,DG pki  are the measured peak values of the DG output voltage and current, 1,nom pkV  and 
1,nom pkI  are the nominal peak values of the DG output voltage and current, respectively. 
 Since the control structure of (4.6) and (4.7) ensure a regulated DG output voltage 
that is equal to the nominal value at all times, this means that: 
 
1, 1,DG pk nom pkv V , (4.13) 
and hence equation (4.12) can be rewritten as: 
 
     1, 1, 1, 1, , 1, 1, 1, 1,1
2 2 2 2
nom pk ref pk nom pk ref v pk nom pk DG pk nom pk nom pkV i n V i n V i n V I
m
 
    
 
 (4.14) 
Simplifying equation (4.14) yields: 
       1, 1, , 1, 1,1ref pk ref v pk DG pk nom pki n i n m i n I     . (4.15) 
Since the PR current controller achieves close to zero current tracking error, this gives: 
 
1, 1,DG pk ref pki i . (4.16) 
Substituting (4.16) into (4.15) yields: 
       1, 1, , 1, 1,1ref pk ref v pk ref pk nom pki n i n m i n I     . (4.17) 
 Equation (4.17) is the current magnitude droop equation that results in improved 
power sharing among all DG units in the microgrid, rather than the voltage magnitude 
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droop equation commonly used for microgrids. Substituting (4.6) into this equation yields 
the final reference current magnitude calculation algorithm in the DG1 control structure: 
  
 
 
  1,1, 1, 1,
1
1
1
ref pk
ref pk ref pk nom pk
ratio
i n
i n m i n I
V n

     . (4.18) 
 Equation (4.18) identifies how the reference current peak magnitude for the current 
regulator is calculated for each DG unit by scaling the commanded peak value by the 
voltage error, and drooping to share power between the DG units. The droop equation 
pushes each DG’s current reference magnitude to its nominal current magnitude value, 
while the voltage regulator holds it at a value that maintains nominal DG output voltage. 
As a result, all DG units push their current magnitude towards their nominal value which 
results in equal per unit current for all DGs.  
 
Figure 4.6. Proposed reference current calculation algorithm. 
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 The droop gain m  is tuned to achieve the desired accuracy of power sharing. As 
the droop gain becomes larger, the effect of the droop algorithm becomes more significant 
and the power sharing error becomes smaller. Although a larger droop gain results in 
better power sharing performance, it results in a deviation from the current magnitude 
that would achieve the nominal DG output voltage. This shows a trade-off between power 
sharing accuracy and voltage magnitude control, which needs to be investigated for 
specific applications to achieve optimised performance. 
 The block diagram of the reference current calculation algorithm in the proposed 
controller is shown in Figure 4.6 for DG1. Adjusting the current amplitude in this way 
takes into account the effect of apparent power required by resistive and inductive loads, 
to share both active and reactive power at the same time. Additionally, this droop 
algorithm does not use the values of measured active or reactive power, which avoids the 
delays and dynamics caused by the power calculation methods. 
4.4. Phase Locked Loop (PLL) 
 The voltage peak calculator shown in (4.9) makes use of the DG output voltage 
phase angle to calculate the voltage magnitude. Firstly, the phase angle of the DG unit 
 
Figure 4.7. Structure of the SOGI PLL. 
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output voltage, ( )
DGv
t , is determined using the second-order generalised integrator 
(SOGI) phase-locked loop (PLL) [133] shown in Figure 4.7. The first part of the PLL 
measures the DG output voltage ( )DGv t , and processes it through the SOGI system to 
create the fundamental in-phase and 90-degree out-of-phase components ( )alphav t  and 
( )betav t  of this voltage. These components are then transformed into d-q synchronous 
frame components using the matrix transformation of 
 
cos sin( ) ( )
( ) ( )sin cos
DG DG
DG DG
v vd
q v v
v t v t
v t v t


 
 
    
     
      
  (4.19) 
 The quadrature component ( )qv t   is then passed through a loop filter to calculate a 
frequency error ( )err t , and thus determine the frequency ( )t  of the DG output voltage. 
This frequency ( )t  is then integrated to derive the phase angle of the DG output voltage 
( )
DGv
t , which drives the d-q synchronous frame transformation. 
4.5. Simulation Results 
 To verify the performance of the proposed control strategy, two different cases are 
separately investigated using the PSIM simulation software, with system parameters as 
given in Table 4.1. First, the operation of a stand-alone current-controlled DG unit with 
the proposed control strategy is presented to demonstrate the current control and voltage 
regulation performance. Next, three DG units forming an islanded microgrid are 
investigated to verify the proposed power sharing algorithm. 
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4.5.1. Stand-alone Single DG Unit 
 Here only one DG unit of Figure 4.5 (DG1) is connected to the PCC through the 
line impedance Zline1 and supplies power to the variable PCC load. The current control 
algorithm of Figure 4.4 governs the DG unit operation. Figure 4.8 illustrates the 
performance of the stand-alone DG unit before and after a PCC load step change of (a) 
500 W to 1000 W, and (b) 500 W to 550 W + 500 VAr at t = 0.065 s. The DG unit initially 
supplies power to a resistive PCC load of 102.4   while regulating the voltage at the 
nominal value of 320Vpk. In case 4.8(a), at the instant after the PCC load changes from 
102.4   to 51.2   the PCC voltage reduces in magnitude. The controller detects this 
change in voltage at the DG output and increases the output current magnitude to make 
up for the voltage drop. This results in fast regulation of the PCC voltage. 
 Single DG Unit Islanded Microgrid 
Vnom / Inom1,2,3 320 Vpk / 10 Apk 320 Vpk / 10 Apk 
Vdc1,2,3 400 V 400 V 
fo,nom / fsw1,2,3 50 Hz / 10 kHz 50 Hz / 10 kHz 
Lf1,2,3 / Cf1,2,3 4 mH / 5 uF 4 mH / 5 uF 
kp1,2,3 / ki1,2,3 0.093 / 931 0.093 / 931 
Zline1 0.6 + j0.08 Ohms 0.6 + j0.08 Ohms 
Zline2 -- 1.2 + j0.16 Ohms 
Zline3 -- 0.9 + j0.12 Ohms 
m1,2,3 0.02 0 / 0.01 / 0.02 
 
Table 4.1. Simulation Study Parameters 
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(a): Transient load change from 500W to 1000W. 
 
(b): Transient load change from 500 W to 550 W + 500 VAr. 
Figure 4.8. Simulated response of a stand-alone DG unit with load changes. 
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 In case 4.8(b) a mainly inductive load is added to the PCC, and again the voltage 
regulator detects the change in the DG voltage magnitude and adjusts the current 
reference magnitude accordingly. Note that adding an inductive load results in an 
instantaneous phase jump at the PCC voltage and DG output voltage, and the performance 
of the voltage controller is limited by the dynamics of the PLL as it catches up with the 
new phase angle. After this transient, the controller rapidly regulates the load voltage back 
to the nominal value. 
 
Figure 4.9. Simulated power sharing response for an islanded microgrid with droop gain 
m = 0.00 (Deactivated droop). 
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4.5.2. Islanded Microgrid 
 To verify the operation of the proposed power sharing mechanism, three DG units 
are connected to the PCC through distribution lines (high R/X ratio and different lengths 
of 2 km, 4 km, and 3 km) similar to the islanded microgrid arrangement in Figure 4.5. All 
DG units use the same controller structure of Figure 4.4. The current reference phase 
angles of the VSIs are synchronised at the zero crossings using a low speed 
communication that sends out a signal to all DGs at the start of the phase cycle. 
 Figure 4.9 to Figure 4.11 show the simulation results of the microgrid performance 
for three different values of current magnitude droop gain (m = 0.00, m = 0.01, m = 0.02). 
In each case, the microgrid initially has a PCC load of 1kW. Other loads of 1kW and 
 
Figure 4.10. Simulated power sharing response for an islanded microgrid with droop 
gain m = 0.01. 
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340 W + 870 VAr are then added to the PCC at t = 0.205 s and t = 1.005 s, respectively. 
During all operating conditions the PCC voltage is regulated at the nominal value. 
However, the power sharing performance is dependent on the chosen gain of the current 
magnitude droop function. When m = 0, the current magnitude droop is essentially 
deactivated and the microgrid has a poor power sharing performance, as shown in 
Figure 4.9. As the value of m increases, the power sharing performance improves as can 
be seen in Figure 4.10, although the higher sharing gain does result in a slight voltage 
deviation at the DGs’ output terminals. With m = 0.02, the system continues to achieve 
balanced active and reactive power sharing as shown in Figure 4.11, while still 
maintaining a quite well regulated PCC voltage level as the loading conditions vary. 
 
Figure 4.11. Simulated power sharing response for an islanded microgrid with droop 
gain m = 0.02. 
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4.6. Experimental Results 
 The proposed controller has been implemented experimentally on an islanded 
microgrid with two DG units in order to verify its operation. The experimental setup 
parameters are given in Table 4.2. 
4.6.1. Stand-alone Single DG Unit 
 A single stand-alone DG unit is considered feeding a PCC load (same as 
Section 4.5.1). The DG unit consists of an H-Bridge VSI fed by a DC voltage source as 
the DER, and an LC filter on the output of the VSI. The proposed controller in Figure 4.4 
is implemented on the DG unit and two different PCC load step change scenarios are 
investigated. Figure 4.12 shows the results for a transient load step change of (a) 890 W 
to 1780 W at t = 40ms, and (b) 890 W to 1110 W + 970 VAr at t = 30ms. It can be seen 
that after each transition, the controller quickly adjusts the DG current in order to maintain 
the nominal voltage level and frequency. 
 Single DG Unit Islanded Microgrid 
Vnom / Inom1,2 320 Vpk / 10 Apk 270 Vpk / 10 Apk 
Vdc1,2 370 V 370 V 
fo,nom / fsw 1,2 50 Hz / 10 kHz 50 Hz / 10 kHz 
Lf1,2 / Cf1,2 4 mH / 5 uF 4 mH / 5 uF 
kp1,2 / ki1,2 0.1 / 931 0.1 / 931 
Zline1 0.5 Ohms 0.5 Ohms 
Zline2 -- 1 Ohms 
m1,2 0.02 0 / 0.01 / 0.02 
 
Table 4.2. Experimental Setup Parameters 
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4.6.2. Islanded Microgrid 
 Two DG units are connected to a common PCC load through resistive line 
impedances, forming an islanded microgrid. The phase angles of the two DG current 
references are synchronised using a low speed communication strategy. The following 
investigations demonstrate the performance of the microgrid (Note that these 
investigations have been carried out at lower voltage levels than the simulation because 
of limitations of the available DC voltage sources for each DG unit). 
 Effect of Current Magnitude Droop 
 For the responses shown in Figure 4.13, the two DG units initially feed the PCC 
load with their droop controllers inactive. Since there is no control over power sharing, 
DG1 provides most of the power required by the PCC load, while DG2 provides a small 
 
(a) Transient load change from 890W to 1780W (at t = 40ms). 
 
(b) Transient load change from 890 W to 1110 W + 970 VAr (at t = 30ms). 
Figure 4.12. Stand-alone operation of the DG controller. 
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amount of power. By activating the current magnitude droop control on the two DG units, 
the DG output currents become almost equal in magnitude which results in equal power 
sharing. Figure 4.13 also shows that there is no disturbance in the PCC voltage at the time 
of activating the droop control. 
 Effect of Droop Gain on Power Sharing 
 This experiment investigates the effect of the droop gain m on the accuracy of power 
sharing. Figure 4.14, Figure 4.15, and Figure 4.16 show the impact on changing the droop 
gain from m = 0.002 to m = 0.01, and then m = 0.02 respectively. It can be seen that by 
increasing the droop gain, the VSI currents become closer in magnitude resulting in more 
accurate sharing of the real power. However, this increase in the droop gain does result 
in a small deviation of the PCC voltage from the nominal value. 
 
(a) PCC Voltage and DG currents. 
 
(b) DG power traces. 
Figure 4.13. Activating current magnitude droop in the islanded microgrid (at t = 80ms). 
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(a) PCC Voltage and DG currents. 
 
(b) DG source real power responses. 
Figure 4.14. Experimental power sharing response with m = 0.002. 
 
(a) PCC Voltage and DG currents. 
 
(b) DG source real power responses. 
Figure 4.15. Experimental power sharing response with m = 0.01. 
Chapter 4. Current Controlled DGs and Current Magnitude Droop 
85 
 Transient Response 
 In this test a PCC load step change is performed to explore the dynamic response 
of the islanded microgrid. Figure 4.17 shows the microgrid response to a transient load 
change from 1260W to 1900W. After the transition in load, the DG units increase their 
output current to match the PCC load demand while still sharing power. It can also be 
seen that the PCC voltage continues to be well maintained with minimal disturbance. 
4.7. Summary 
 Voltage-based droop controlled microgrids have particular limitations that can be 
rectified using current controlled microgrids. Current controlled VSIs offer advantages 
such as fast response and direct control of output current, compared to voltage controlled 
VSIs. This chapter has presented an islanded microgrid using current controlled VSIs. 
The proposed control method ensures direct control over the VSI output current as well 
as rapidly regulating the output load voltage at the nominal value. A current magnitude 
droop controller is then proposed and incorporated into the current controller to balance 
the output power and ensure equal power sharing between the DG units in the islanded 
microgrid. For a proper power sharing performance the reference current phase angles of 
all DG units are synchronised using a slow communication medium. Simulation and 
experimental results are presented to verify the performance of the proposed control 
strategy. In the next chapter, the need for this communication link will be reduced using 
the natural characteristics of PR current regulators, such that the only communication 
requirements are for coordinated frequency control. 
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(a) PCC Voltage and DG currents. 
 
(b) DG source real power responses. 
Figure 4.16. Experimental power sharing response with m = 0.02. 
 
(a) PCC Voltage and DG currents. 
 
(b) DG source real power responses. 
Figure 4.17. Islanded microgrid with a load change from 1260 W to 1900 W 
(at t = 40ms). 
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EQUATION CHAPTER (NEXT) SECTION 1 
 
 89 
  
RESONANT CONTROLLERS AND 
NATURAL FREQUENCY DROOP 
 
 The previous chapter has presented a strategy that enabled an islanded microgrid to 
successfully operate with current regulated VSIs. However, synchronisation of the current 
phase angle of all VSIs was essential for accurate coordinated operation, which assumed 
some form of communication. This chapter now presents a control strategy for the current 
controlled microgrid structure of Chapter 4 that avoids the need for communication to 
synchronise the reference currents of the VSIs. A hitherto unrecognised characteristic of 
Proportional + Resonant current regulators is identified, which results in automatically 
balancing the commanded reference current phase angle and the load power factor. This 
unique characteristic manifests as a natural frequency vs. reactive power droop 
characteristic, which can be used to great advantage for the control of a microgrid. 
The material in this chapter was first published in part as: 
Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "A resonant current regulator based 
microgrid control strategy with smooth transition between islanded and grid-connected modes," Power 
Electronics for Distributed Generation Systems (PEDG), 2014 IEEE 5th International Symposium on , vol., 
no., pp.1,8, 24-27 June 2014. 
Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "Voltage-frequency control of an islanded 
microgrid using the intrinsic droop characteristics of resonant current regulators," Energy Conversion 
Congress and Exposition (ECCE), 2014 IEEE , vol., no., pp.68,75, 14-18 Sept. 2014. 
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5.1. Current Regulation in Grid-connected Mode 
 To have a better understanding of the operation of a microgrid in island mode with 
current regulated VSIs, firstly the operation of a grid-connected current regulated VSI 
needs to be reviewed. Figure 5.1 shows a VSI connected to an AC voltage source (grid) 
through a simplified filter inductance. The job of the current regulator is to produce an 
appropriate voltage at the immediate VSI output terminals so that the VSI’s output current 
matches the commanded reference current. Since the grid is assumed to be an infinite stiff 
grid, it holds the voltage magnitude and frequency constant at their nominal values. 
Hence, the magnitude and phase angle of the reference current can be arbitrarily chosen 
based on the desired amount of real and reactive power injection, with a power factor 
phase angle defined relative to the DG’s output voltage. Tracking of this reference current 
can be achieved with either a PI or a PR linear current regulator [130][131], with the 
following transfer functions: 
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Figure 5.1. Simplified model of a grid-connected VSI. 
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where 
pk  and ik  are the proportional and integral gains, respectively, 2PR PRf   and 
PRf  is the PR regulator’s resonance frequency (generally selected to be equal to the 
nominal grid fundamental frequency). 
 Irrespective of the current regulator strategy used, the VSI output current always 
more or less tracks the reference current. However, the two controllers have quite 
different performance capabilities, with the PI regulator typically having a significant 
steady state tracking error, while the PR regulator can achieve close to zero error because 
of its much higher gain at the reference frequency. Figure 5.3 illustrates this performance 
difference for the two alternative current regulation strategies. 
5.2. Current Regulation in Island Mode 
 In island mode as shown in Figure 5.2, in contrast to grid-connected mode there is 
no grid available to maintain the voltage magnitude and frequency and the magnitude of 
the reference current directly determines the DG output and load voltage according to 
Ohm’s law. The challenge then is to determine both the magnitude and phase angle 
(frequency) of the current reference. For now, selection only of the current reference 
phase angle needs to be considered. Two alternatives are possible: 
 
Figure 5.2. Simplified model of an islanded VSI. 
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5.2.1. Externally Generated Phase Angle 
 One approach is to command an arbitrary current phase angle according to an 
external nominal clock reference frequency. In this way the phase angle of each DG 
output voltage is not taken into account, and the phase angle of the reference currents are 
 
(a) PI 
 
(b) PR 
Figure 5.3. Current regulation of a grid-connected VSI with PI and PR controllers. 
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solely defined relative to the synchronous clock, as was done in Chapter 4. As the 
microgrid load power factor angle changes, each VSI output voltage angle will adapt 
according to Ohm’s law, while their current power factor remains constant relative to the 
synchronous clock. The result will be a phase varying VSI output voltage measured 
relative to the DG output current. However, this method requires a perfect synchronous 
clock rotating at the nominal frequency, and exact synchronisation between parallel VSIs 
to ensure matching current phase angles. Hence it is not particularly practical. 
5.2.2. Synchronised Phase Angle 
 In grid-connected mode the DG output voltage alternates at the nominal frequency 
and can be used as the synchronisation reference. The current phase angle is then 
maintained relative to the DG output voltage, and any current phase angle can be 
commanded. However in island mode, Ohm’s law dictates that the VSI output current’s 
relative phase angle must be equal to the load’s admittance phase angle: 
 V Z I Y V I      (5.3) 
Furthermore, since there is no stiff grid available to maintain the frequency and 
commanding a current phase angle does not inherently set the desired frequency, it is the 
current regulator’s job to ensure operation at the nominal frequency. However, for a PI 
current controlled VSI connected to a pure resistive load, so that the commanded phase 
angle is equal to the load angle (a reference phase angle of zero, pf = 1), the current 
regulator simply does not have any inherent capability to settle at the nominal frequency. 
Consequently it drifts to an output frequency of zero and ultimately shuts down. This is 
shown as a simulation in Figure 5.4, where the PI current regulated VSI feeds a resistive 
load and the reference current phase angle matches the load impedance angle of zero. 
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 This result can be explained with the bode diagram of the current tracking transfer 
function. Figure 5.5 shows the block diagram of the PI current controlled VSI with a load 
impedance as in Figure 5.1, in the s domain. The Laplace transfer function of the VSI 
output current to the reference current, ( )
vsiI
G s , can be determined as 
 
,
, 1
( )( )
( )
( ) ( ) ( ) ( )vsi
dc c PIvsi
I
ref dc c PI f Load line Load
V G sI s
G s
I s V G s L L s R R
 
   
 (5.4) 
 The bode plot diagram of ( )
vsiI
G s  is presented in Figure 5.6 which shows the 
magnitude and phase relationship of ( )vsiI s  relative to ( )refI s . For the previous example, 
commanding a phase angle of zero for a resistive load means that the VSI output current 
has to be in phase with the DG output voltage. While this is physically achievable, the 
 
Figure 5.4. Simulation results for a PI current regulated VSI feeding a resistive load 
with matching reference current phase angle and load impedance angle. 
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bode diagram shows that the PI regulator has no stable operating point to settle at while 
achieving a phase angle of zero, and hence the output frequency starts drifting until it 
reaches zero. 
 From this investigation, it can be seen that operating current regulated VSIs with PI 
regulators is just not possible in an islanded network, since the PI regulator has no 
inherent ability to maintain the frequency and requires an external frequency reference 
generator to be viable. This in turn implies communication between the DG units. 
However, the next section of this thesis shows how this problem can be solved using PR 
current regulators. 
 
Figure 5.5. Block diagram of a PI current controlled VSI connected to a load 
impedance. 
 
Figure 5.6. Bode plot diagram of current tracking transfer function of a PI current 
controlled VSI connected to a resistive load. 
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5.3. P + Resonant Controller 
5.3.1. Automatic Load Angle Balancing 
 A PR compensator, which has a transfer function as in (5.2), has a very high gain 
at the resonant frequency of PR  which is usually set to the nominal frequency of 50Hz. 
This can be observed in the bode plot diagram of a PR controller, shown in Figure 5.7. 
The key feature of the PR controller that is helpful to the issue of maintain a fixed output 
frequency is its high gain at the resonant frequency, and highly steep curve around this 
frequency for the magnitude and phase angle bode diagrams. This in turn results in a deep 
slope around the resonant frequency in the frequency response bode diagram of the VSI’s 
closed loop current tracking transfer function. Figure 5.8 shows the block diagram of the 
PR current controlled VSI with a load impedance as per Figure 5.1, in the s domain. The 
Laplace transfer function of the VSI output current to the reference current, ( )
vsiI
G s , can 
be determined as 
 
Figure 5.7. Bode plot diagram of a PR linear compensator transfer function. 
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,
, 1
( )( )
( )
( ) ( ) ( ) ( )vsi
dc c PRvsi
I
ref dc c PR f Load line Load
V G sI s
G s
I s V G s L L s R R
 
   
  (5.5) 
The bode plot diagram of ( )
vsiI
G s  is shown in Figure 5.9. Comparing Figure 5.6 with 
Figure 5.9 identifies the distinctive difference between PI and PR controllers. 
 The same scenario of Section 5.2.2.2 is now again considered with a PR instead of 
a PI controller. Once again, commanding a current phase angle does not inherently set the 
desired frequency and it is the current regulator’s job to ensure operation at the nominal 
frequency. However, for a PR current controlled VSI connected to a pure resistive load, 
if the commanded phase angle is set equal to the load angle (a reference phase angle of 
zero, pf = 1), the current regulator inherently settles at a frequency equal to the pre-
 
Figure 5.8.  Block diagram of a PR current controlled VSI connected to a load 
impedance. 
 
Figure 5.9. Bode plot diagram of current tracking transfer function of a PR current 
controlled VSI connected to a resistive load. 
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selected resonant frequency (normally also equal to the nominal frequency). This 
(simulated) result is shown in Figure 5.10, where the PR current regulated VSI is feeding 
a resistive load and the reference current phase angle matches the load impedance angle. 
 From the bode plot diagram of Figure 5.9 it is evident that the operating point at the 
frequency of 50 Hz and a current phase angle error of 0 degrees is viable for the PR 
current regulated VSI feeding a resistive load. It is also a stable operating point, since any 
increase in phase angle decreases the frequency and so brings back the phase angle to the 
 
Figure 5.10. Simulation results for a PR current regulated VSI feeding a resistive load 
with matching reference current phase angle and load impedance angle. 
Chapter 5. Resonant Controllers and Natural Frequency Droop 
99 
correct value automatically, and vice versa for a decrease in phase angle. As a result the 
PR controller has an inherent capability to maintain frequency when the commanded 
current phase angle is equal to the load impedance phase angle in an islanded network. 
 If the commanded phase angle is different from the load angle, for example when a 
current phase angle of 10 degrees lag is commanded for a pure resistive load, the current 
regulator now has an impossible task of matching its output current phase angle to the 
reference current phase angle, which physically would defy Ohm’s law. Consequently, 
 
Figure 5.11.  Simulation results for a PR current regulated VSI feeding a resistive load 
when the reference current phase angle is changed from 0 to 10 degrees. 
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the current regulator generates a phase advancing VSI output voltage to try and achieve 
the 10 degree phase lagging current. However, since this voltage is applied to the load 
impedance, it matches the phase angle of the load current to the DG voltage. Now the 
VSI voltage has to advance even further to compensate for the phase advance in the load 
current compared to the reference. This process of the current regulator chasing itself 
increases the frequency of the VSI voltage and current until the network reaches an 
operating point where the current tracking error of the PR current regulator matches the 
difference between the reference current phase angle and the actual load phase angle. At 
this point the VSI output current has a -10 degree phase angle error compared to the 
reference current which matches the target current reference command. Note however, 
that this new operating point is at a frequency close to but different from the resonant 
frequency, where the network comes to stable operation. This is shown in the simulation 
in Figure 5.11, where after changing the reference current phase angle from 0 to -10 
degrees, the network frequency starts increasing until it reaches steady state at 60.7 Hz 
with a -10 degree phase angle error. This could also be expected from the bode plot in 
Figure 5.9 which shows the operating point with -10 degree phase and 60.7 Hz frequency. 
5.3.2. Intrinsic Frequency Droop Characteristic 
 A similar effect occurs when a particular current phase angle is commanded and the 
load impedance angle varies. For example, when a phase angle of zero is commanded 
(unity power factor), having a resistive load connected to the VSI results in a stable 
operating point at the resonant frequency. However, when the load phase angle changes 
and the load becomes more inductive or capacitive, the frequency of the network shifts 
on the phase bode plot of the closed loop current tracking transfer function until it settles 
at a frequency where the new load angle matches the current regulator tracking phase 
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angle error. In effect, the system settles where the steady phase error of the current 
regulator matches the difference between the commanded reference current phase angle, 
and the actual load impedance power factor angle. 
 For any particular load impedance value, a particular closed loop current tracking 
transfer function and a bode plot diagram can be calculated. On each bode plot, a 
particular operating point exists where the current tracking phase error matches the 
corresponding load impedance phase angle. Using the parameters of Table 5.1, the stable 
operating frequency for a PR current controlled VSI connected to a load impedance with 
a phase angle ranging from -90 to 90 degrees under constant load magnitude conditions 
can be calculated. However, to prevent the frequency from deviating too much from the 
nominal value as the load impedance angle ranges between +90 and -90 degrees, the gains 
of the current controller have to be reduced from their more usual maximum values 
defined earlier by (4.2) and (4.3). For example, using a phase margin of 800 instead of the 
previously selected 500 reduces the regulator gains to 0.0233pk   and 232.7ik   instead 
of 0.0931pk   and 930.8ik   
and limits the maximum frequency deviation to less than 
Vnom / Inom 320 Vpk / 10 Apk 
Vdc 400 V 
fo,nom / fPR / fsw 50 Hz / 50 Hz / 10 kHz 
Lf 4 mH 
phase margin 80 deg 
kp / ki 0.0232 / 232.7 
Zload magnitude 51.2 ohms 
Zload angle -90 – 90 deg 
 
Table 5.1. Parameters for calculating the stable operating frequency of a PR current 
controlled VSI connected to a load impedance with varying load angle. 
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3 Hz for a full 900 impedance phase shift. This compares to the 10 Hz deviation shown 
earlier for only a 100 current reference commanded phase shift. The result is shown in 
Figure 5.12 which shows the increase / decrease of frequency with increasing / decreasing 
load admittance angle. This identifies the intrinsic droop characteristic of a PR controller, 
as a nonlinear frequency vs. load angle droop function. Note that with this strategy, the 
commanded current phase angle remains at its arbitrary value of zero degrees, and the 
VSI automatically settles at an operating frequency and current phase angle determined 
intrinsically by the load impedance value. Hence no change to the current reference phase 
angle and no load power factor information are required for stable operation. 
 While Figure 5.12 shows the frequency vs. load admittance angle curve, it is also 
useful to determine the relationship between the frequency and the VSI output powers. 
Since the load admittance angle is equal to the VSI output current phase angle, the VSI’s 
output active and reactive powers can be calculated using 
    , ,cos cos
2vsi vsi
vsi pk vsi pk
vsi vsi i i
V I
P S  

     (5.6) 
    , ,sin sin
2vsi vsi
vsi pk vsi pk
vsi vsi i i
V I
Q S  

     (5.7) 
 
Figure 5.12. Natural frequency change against load angle for a PR current controlled 
VSI connected to a load impedance under constant load magnitude conditions. 
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 The frequency vs. active power and frequency vs. reactive power relationships of 
the PR current controlled VSI is then determined as shown in Figure 5.13. Figure 5.13(a) 
shows that the frequency does not change with the VSI output active power. However, 
Figure 5.13(b) shows a linear relationship between the frequency and the VSI output 
reactive power. As the reactive power increases, the frequency increases as well. This 
shows that PR current controlled VSIs have a natural linear frequency vs. reactive power 
droop characteristic, which enables them to automatically cope with mismatches between 
the commanded and demanded current phase angles and reactive power values. 
 
(a) Frequency vs. active power. 
 
 
(b) Frequency vs. reactive power. 
Figure 5.13.  Natural frequency change against output active and reactive power for a 
PR current controlled VSI connected to a load impedance. 
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5.4. Microgrid Control using PR Current Regulators 
 The automatic phase angle balancing capability of PR current regulated VSIs can 
now be exploited in a microgrid with VSI-based distributed generators. A two-DG 
microgrid is considered in Figure 5.14. Each DG unit consists of a DC voltage source as 
the DER, an H-bridge switch structure, and an output LC filter. The DG units are then 
connected to the point of common coupling through impedances representing the 
distribution lines. A load impedance is also present at the PCC. This structure represents 
an islanded microgrid with renewable energy based distributed generators.  
 In Chapter 4, in order for the DG units to operate in parallel there was a need to 
synchronise all the DG units’ reference currents, to ensure that they had the same phase 
angles. In this chapter, since the current phase angles are synchronised to each DG’s 
output voltage, there is no need for synchronisation between the DG units. 
 The voltage regulation strategy is the same as that presented in Chapter 4. The 
magnitude of the DG output voltage is calculated using the instantaneous voltage value 
and the voltage phase angle. The commanded current magnitude is then scaled up or down 
in order to maintain nominal voltage magnitude. 
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5.4.1. Power Sharing 
 Since all VSIs have the same current controller gains, their frequency vs. reactive 
power droop characteristic is also the same. This means that, since frequency is a global 
parameter, the DG units will settle at the same value of output reactive power in the steady 
state. Hence, this strategy achieves natural reactive power sharing between the DG units. 
 For active power sharing, the same current magnitude droop strategy from Chapter 
4 is used. Since current magnitude droop shares the total power, and the PR controller 
shares the reactive power, active power will also be equally shared. The reference current 
calculation algorithm is shown in Figure 5.15. 
5.4.2. Voltage Restoration 
 To eliminate the small voltage error caused by the current magnitude droop 
function, a voltage restoration algorithm can be used: 
 
, , ,[ ] [ 1] ( [ ])ref pk ref pk nom DG pkV i V i V V i     (5.8) 
 
Figure 5.14. Islanded microgrid consisting of two distributed generators and variable 
impedance load at the PCC. 
Chapter 5. Resonant Controllers and Natural Frequency Droop 
106 
where 
nomV  is the nominal fundamental frequency, , [ ]DG pkV i  is the currently sampled DG 
output voltage magnitude,
, [ 1]ref pkV i   is the previously calculated voltage reference 
magnitude, 
, [ ]ref pkV i  is the new calculated voltage reference magnitude, and i is the 
calculation and sampling time step for the adjustment (here chosen as 20ms or once every 
fundamental cycle). To further improve accuracy of the voltage restoration, a slow 
communication can be used to transfer a signal from the PCC monitoring controller to all 
DG units, so that the voltage samples are taken at the same time instance. This is because 
if the samples are not taken at the same instance, the contribution of each DG unit to the 
voltage restoration will be different, and this can degrade the power sharing accuracy. 
However, this is not critical to the successful operation of the algorithm. 
 
Figure 5.15. Proposed reference current calculation algorithm. 
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5.4.3.  Frequency Restoration 
 Once the DG output current and voltage have settled on a new frequency different 
to the nominal value, as shown in Figure 5.16 with point B, a simple frequency restoration 
algorithm is employed to bring the fundamental operating frequency back to the nominal 
value. This is carried out by slowly adjusting the PR regulator resonant frequency to 
linearly shift the operating frequency, using the following algorithm: 
 [ ] [ 1] ( [ ])
DGPR PR nom v
f i f i f f i     (5.9) 
where 
nomf  is the nominal fundamental frequency, [ ]DGvf i  is the currently sampled DG 
output voltage frequency, [ 1]PRf i   is the previously calculated PR resonant frequency, 
[ ]PRf i  is the new calculated PR resonant frequency, and i is the calculation and sampling 
time step for the adjustment (here chosen as 20ms or once every fundamental cycle). To 
improve accuracy, a slow communication channel can be used to transfer a signal from 
the PCC monitoring controller to all DG units, so that the frequency samples are taken at 
the same time instance, but once again this is not critical to the stability of the algorithm. 
However, if the samples are not taken at the same time, the contribution of each DG unit 
to the frequency restoration will be different, and the interactions between DGs can 
degrade the power sharing accuracy. Applying this principle to the case in Figure 5.16 
results in a new resonant frequency of 46.44Hz, which achieves the required load angle 
of -32.94º at a frequency of 50Hz (point C). 
 The frequency restoration loop is uniform for all different implementation 
techniques, i.e. single- or three-phase, abc stationary frame or dq rotating frame. That is 
because it only works on the measured frequency and the resonant frequency which are 
the same regardless of whether the controller is a single-phase or a three-phase 
implementation. The speed or sampling time step of the frequency restoration loop needs 
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to be selected according to the speed of the PLL or zero crossing detection algorithm 
used, and therefore can vary for different applications. 
5.4.4. Power Sharing with Unequal DG Power Ratings 
 In a microgrid where DG units have different power ratings, it is desirable that the 
power generation is shared in proportion to each DG’s rating, to prevent overloading, i.e. 
 
1 2
,1 ,2 ,
n
nom nom nom n
PP P
P P P
    (5.10) 
where Pi is the output power of the ith DG, Pnom,i is the rated power of the ith DG, and n is 
the total number of DG units.  
 The same requirement also applies to the reactive power sharing of the DG units: 
 
1 2
,1 ,2 ,
n
nom nom nom n
QQ Q
Q Q Q
    (5.11) 
 
Figure 5.16. Bode plot diagram of GIvsi(s) = Ivsi(s) / Iref(s) for a lagging load angle of -
32.94deg. Blue: fPR = 50Hz, Red: fPR = 46.44Hz. 
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where Qi is the output reactive power of the ith DG, Qnom,i is the rated reactive power of 
the ith DG, and n is the total number of DG units. 
 To achieve this, the controller gain for each DG’s current controller is scaled in 
proportion to its nominal output power 
,nom iS  (or nominal output current ,nom iI ). This is 
done by scaling each current regulator’s gain by a global constant value that is equal to 
or larger than the microgrid’s largest DG unit’s nominal current. For example, if DG1 has 
the largest nominal current 
,1nomI , the controller gains for the i
th DG unit will be calculated 
as: 
 
,
,
,1
nom i
p i p
nom
I
k k
I
    (5.12) 
where 
,p ik  is the current controller proportional gain for DG#i, ,nom iI  is the nominal output 
current for DG#i, and 
pk  is calculated from (4.2). This approach makes the DG units 
autonomously share the load demand in proportion to their power ratings without 
knowledge of other DGs’ ratings. 
5.5. Application to three-phase systems 
 The proposed control strategy can also be extended to a three-phase system shown 
in Figure 5.17. Three-phase current controlled VSIs are usually implemented in either of 
the two ways: (a) abc stationary frame PR, or (b) dq synchronous rotating frame PI. 
Previous work [130] has shown that these two methods are equivalent implementations 
of the same controller and will perform identically when using the same controller gains 
presented in (4.2) and (4.3). However, implementations of these two methods are quite 
different, as will be described in this section. In both cases, the calculation of phase A 
current reference 
, ( )ref ai t  is identical to the method described in Figure 5.15 for a single-
phase system, except that the line-neutral voltage 
, ( )DG anv t  is used instead of the line-line 
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voltage 
, ( )DG abv t , assuming a balanced three-phase PCC load. The current references for 
phase B, 
, ( )ref bi t , and phase C, , ( )ref ci t , are generated by phase shifting , ( )ref ai t  by -120 
and 120 degrees, respectively. In both cases after the modulation commands for phase A 
and B are calculated using a linear controller, the modulation command for phase C is 
then calculated using 
 c a bM M M     (5.13) 
 
Figure 5.17. Islanded three-phase VSI connected to the PCC three-phase load. 
 
Figure 5.18. Three-phase current controller in abc stationary reference frame. 
 
Figure 5.19. Three-phase current controller in dq synchronous frame. 
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5.5.1. ABC Stationary Reference Frame PR 
 A three-phase system can be treated as two single-phase systems. In this case two 
stationary frame PR controllers are implemented to calculate the modulation commands 
for phases A and B, using the same theory applied to a single phase VSI. The modulation 
command for phase C is then calculated from that of phase A and phase B using (5.13). 
The three-phase current controller in abc stationary reference frame is shown in 
Figure 5.18. 
5.5.2. DQ Synchronous Rotating Reference Frame PI 
 In this case the current references 
, , ,( ), ( ), ( )ref a ref b ref ci t i t i t  are transformed from an 
abc stationary reference frame to a dq synchronous rotating reference frame, to yield 
, ( )ref di t  and , ( )ref qi t , using the transformation matrix 
 
2 2
cos cos( ) cos( )
2 3 3
2 23
sin sin( ) sin( )
3 3
atr tr tr
d
b
q
tr tr tr c
v
v
v
v
v
 
  
 
  
             
            
  (5.14) 
 The dq frame reference currents  and  are subtracted from VSI 
currents 
, ( )vsi di t  and , ( )vsi qi t  to calculate the current errors in dq synchronous frame. The 
errors are then passed through PI linear compensators to generate the modulation 
commands Md and Mq in dq synchronous frame, which are then transformed back to abc 
stationary reference frame, Ma and Mb, using the inverse transformation matrix of  
 
1
2 2
cos cos( ) cos( )
3 3 3
2 22
sin sin( ) sin( )
3 3
a tr tr tr
d
b
q
tr tr trc
v
v
v
v
v
 
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 
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
              
            
  (5.15) 
Generally, the frequency of the grid is used to generate the phase angle tr  for the 
transformation matrices using 
, ( )ref di t , ( )ref qi t
Chapter 5. Resonant Controllers and Natural Frequency Droop 
112 
 ( ) 2 ( )tr trt f t dt     (5.16) 
Keeping in mind that the Proportional + Integral regulator in dq synchronous reference 
frame has resonant characteristics in abc stationary reference frame at the transformation 
frequency of trf , this frequency has to be chosen to match the resonant frequency PRf  
used in abc stationary frame PR, i.e. 
 ( ) 2 ( )tr PRt f t dt     (5.17) 
The overall controller in the dq synchronous frame is shown in Figure 5.19. 
5.6. Simulation and Experimental Results 
5.6.1. Stand-alone DG unit 
 Table 5.2 lists the parameters of the microgrid used to verify the new control 
concept. Three loading conditions are listed, with varying power factors, to illustrate the 
operation of the new microgrid control algorithm. The gains of the PR current controllers 
for each DG unit have been calculated using (4.2) and (4.3) for an 800 phase margin. 
Vnom / Inom 1,2 225 Vrms / 7 Arms 
Vdc 1,2 400 V 
fo,nom / fsw 1,2 50 Hz / 10 kHz 
Lfilter 1,2 / Cfilter 1,2 4 mH / 5 uF 
Case 1 ZLoad (pf = 1) 880 W 
Case 2 ZLoad (pf = 0.74) 485 W + 435 VAr 
Case 3 ZLoad (pf = 0.15) 100 W + 635 VAr 
Zline 1 / Zline 2 (resistive lines) 0.6 + j0.08 Ohms / 1.2 + j0.16 Ohms 
Zline 1 / Zline 2 (inductive lines) 0.08 + j0.6 Ohms / 0.16 + j1.2 Ohms 
Table 5.2. Microgrid System Parameters 
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 Figure 5.20 presents simulation results for a single current controlled VSI feeding 
a load with 3 different power factors (cases 1 to 3), showing the DG voltage, current, and 
fundamental frequency. It can be seen that as the load becomes more inductive, the 
fundamental frequency increases. The DG output voltage regulates accurately at the 
nominal voltage while the PR controller stabilises the system fundamental frequency 
 
Figure 5.20. Simulation results for one DG unit output current/voltage 
(a) pf = 1 (b) pf = 0.74 (c) pf = 0.15 (d) system fundamental frequency. 
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around the nominal frequency as anticipated.  Figure 5.21(a)-(c) present matching 
experimental results for all three loading conditions (cases 1 to 3), while Figure 5.21(d) 
shows the final system fundamental frequency for each of these cases. Excellent current 
tracking with a stable system fundamental frequency that is close to the nominal value of 
50 Hz can be clearly seen in these figures. Figure 5.21(e) confirms the transient response 
of the proposed controller under a PCC load step change from a resistive (case 1) to an 
inductive (case 2) load at t = 36ms, without any sign of instability. 
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Figure 5.21. Experimental results for one DG. (a) pf = 1 (b) pf = 0.74 (c) pf = 0.15 (d) 
fundamental frequency (e) Load change from cases #1 to #2 (t = 36ms). 
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5.6.2. Islanded microgrid 
 Figure 5.22 shows simulation results for the islanded microgrid of Figure 5.14. The 
VSIs initially feed a resistive load of 1000 W, and at t = 0.1 s the PCC load is changed to 
an inductive load of 600 W + 550 VAr with a new load power factor of pf = 0.74. The 
two VSIs quickly respond by adjusting their output current angle and magnitude to 
compensate for the change in power demand by the PCC load, and rapidly settle at a new 
stable frequency with a well regulated voltage. Throughout the load sequence the two DG 
units closely share both real and reactive power as a result of the current magnitude droop 
mechanism, while maintaining a rapid and stable transient response. The slightly 
 
Figure 5.22. Simulation results for power sharing in the islanded microgrid with a PCC 
load change (m = 0.02, without frequency restoration). 
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underdamped frequency of the system after the load change is primarily due to the 
dynamics of the PLL. 
 Figure 5.23 shows the performance of the frequency restoration algorithm for the 
same load scenario. As seen in the results, the microgrid operating frequency is restored 
to the nominal frequency of 50 Hz within 0.1 seconds of the load change at the next 
frequency restoration calculation. 
 
Figure 5.23. Simulation results for power sharing in the islanded microgrid with a PCC 
load change (m = 0.02, with frequency restoration). 
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 Figure 5.24 shows simulation results for a load step change scenario with a faster 
frequency restoration rate (20 ms, or every full cycle). The VSIs initially feed a resistive 
load of 1300 W, and at t = 0.06 s the PCC load is changed to an inductive load of 
2100 W + 620 VAr. The microgrid operating frequency is restored to the nominal 
frequency of 50 Hz within 0.04 seconds (two fundamental cycles) of the load change. The 
 
Figure 5.24. Simulation results for a PCC load change in the islanded microgrid with a 
frequency restoration rate of 50 Hz. 
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two VSIs quickly respond by adjusting their output current angle and magnitude to 
compensate for the change in power demand by the PCC load, and rapidly settle at a new 
stable frequency with a well regulated voltage. Throughout the load sequence the two DG 
units closely share both real and reactive power, while maintaining a rapid and stable 
transient response. 
 
 
Figure 5.25. Simulation results for a PCC load change in the islanded microgrid with 
inductive distribution lines. 
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 Figure 5.25 shows simulation results for the same scenario and with the same exact 
controller, but for a microgrid with inductive distribution lines. This time, the line 
impedances have a low R/X ratio to represent a medium or a high voltage network. The 
results verify that the proposed microgrid control strategy is applicable to low voltage and 
 
Figure 5.26. Simulation results for power sharing between DGs with unequal power 
ratings (ratio of 5 to 1). 
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high voltage microgrids and it demonstrates a very low sensitivity to the line impedance 
values and R/X ratio. 
 Figure 5.26 shows simulation results for a similar situation to Figure 5.22, but where 
the DG units have unequal power ratings (Inom,1 = 7 A, Inom,2 = 1.4 A, a ratio of 5:1) The 
controller gains are calculated similarly to before. The results verify that the DGs share 
power in the ratio of their ratings. Note that the measured reactive powers are the output 
Q of the VSI and include the reactive powers of the filter capacitors. 
 Figure 5.27 shows experimental verification of the power sharing mechanism in the 
islanded microgrid. Before the current magnitude droop control is turned on, the two DG 
units share power poorly. However, after droop control is turned on, the DG power 
sharing improves dramatically, achieving almost equal real and reactive power sharing. 
 
Figure 5.27. Experimental results for the effectiveness of the power sharing mechanism: 
current magnitude droop starts at t = 0.09s. 
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 Figure 5.28 shows experimental results for a load change in the islanded microgrid, 
where the PCC load demand changes from 1500 W to 2200 W + 700 VAr at t = 0.09s. 
The two DG units quickly increase their current magnitude and change their current angle 
in response to the load change and to maintain the PCC voltage, while the frequency of 
the microgrid increases because the load angle has become more inductive. Note that the 
apparent ramp change of the powers and frequency is an artifact of measurement, since 
these quantities are measured through a low pass filter calculation. 
 
Figure 5.28. Experimental results of the islanded microgrid for a load step change of 
1500 W to 2200 W + 700 VAr at t = 0.09 s. 
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 Figure 5.29 shows steady state experimental results to illustrate the effectiveness of 
the frequency restoration algorithm with an inductive PCC load of 2400 W + 1200 VAr. 
With this algorithm the DG units have changed their PR resonant frequency fPR to 
48.57 Hz to restore the fundamental frequency to nominal 50 Hz, as can be seen. 
 
 
Figure 5.29. Steady state experimental results for frequency restoration in the islanded 
microgrid with an inductive PCC load of 2400 W + 1200 VAr. 
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5.6.3. Three phase islanded microgrid 
 In this section the applicability of the proposed method to three-phase systems is 
verified with simulations presented in Figures 5.30 and 5.31. Figure 5.30 shows the results 
for the three-phase current controlled system in abc stationary frame, while Figure 5.31 
shows the results for the same system controlled in dq synchronous frame using the same 
 
Figure 5.30. Simulation results for three-phase islanded microgrid in abc stationary 
reference frame. 
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controller gain values. The results clearly show the match between the behaviour of the 
single-phase and the two different implementations of the three-phase system, verifying 
the applicability of the proposed control method to both single-phase and three-phase 
systems. 
 
Figure 5.31. Simulation results for three-phase islanded microgrid in dq synchronous 
reference frame. 
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5.7. Summary 
 A new microgrid control strategy has been presented that takes advantage of the 
unique filtering characteristics of PR current controllers, to achieve intrinsic voltage and 
frequency regulation in islanded microgrids using current regulated VSIs. The PR current 
regulator automatically manages any current angle imbalances by adapting to the load 
changes with intrinsic current regulation phase errors and matching fundamental 
frequency shifts. This results in a natural frequency vs. reactive power droop 
characteristic which matches the (unknown) phase angle of the load impedance without 
active intervention. The droop mechanism also automatically shares the reactive power 
between multiple DG units, while active power sharing is achieved using the current 
magnitude droop approach developed in Chapter 4. The dynamic adjustments of the 
voltage control and frequency restoration algorithms can vary for different applications 
as it will depend on the delays in the system, the speed of the inverter processing unit, the 
switching frequency, and the PLL algorithm that is adopted. However, further 
investigation into these dynamics is beyond the scope of this thesis and is left for future 
work. 
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GRID-CONNECTED MICROGRID AND 
SWITCHING EVENTS 
 
 The previous chapters have presented a new microgrid control strategy that takes 
advantage of the benefits of current regulators and Proportional + Resonant regulators. 
The performance of the strategy has been verified with various simulation and 
experimental scenarios for an islanded microgrid. However, a microgrid also needs to 
demonstrate satisfactory performance for grid-connected mode of operation, and to 
manage events such as transitions from grid-connected mode to island mode (islanding), 
and from island mode to grid-connected mode (reconnection). This chapter investigates 
the performance of the new control strategy for these operating conditions by presenting 
simulation and experimental results that verify excellent performance of the microgrid 
during grid connected operation, and smooth transitions for both islanding and 
reconnection events. 
 
The material in this chapter was first published in part as: 
Shoeiby, B.; Davoodnezhad, R.; Holmes, D.G.; McGrath, B.P., "A resonant current regulator based 
microgrid control strategy with smooth transition between islanded and grid-connected modes," Power 
Electronics for Distributed Generation Systems (PEDG), 2014 IEEE 5th International Symposium on , vol., 
no., pp.1,8, 24-27 June 2014. 
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6.1. Integration of Microgrids to the Utility Grid 
 The integration of distributed generators (DG) into the main utility grid can be 
effectively achieved by combining groups of DG units and their associated local and 
distributed loads into a microgrid which operates as a single entity. This microgrid 
operates either connected to the main grid, or in stand-alone (island) mode, with the 
ability to switch between the two modes at any time. While the microgrid is grid-
connected, the voltage and frequency at the point of common coupling are maintained at 
fixed values by the grid which exchanges active and reactive power with the microgrid to 
balance the instantaneous power demands of the loads, in contrast to island mode, as 
demonstrated in previous chapters, where the DG units have to provide the entire 
microgrid load demands and maintain the voltage level and frequency. When an islanding 
event occurs, the microgrid disconnects from the utility grid and starts operating in stand-
alone mode; while reconnection occurs when the islanded microgrid connects back to the 
utility grid. These transitions between grid-connected and island modes need to be carried 
out smoothly, to minimise voltage disturbances and deviations. Furthermore, in all 
operating modes the microgrid must maintain regulated voltages and frequency, while 
ensuring balanced power flows and equally shared power generation between all DG 
units, in order to prevent circulating powers and overloading of the distributed generators. 
 Common strategies for managing these switching events are generally based on two 
different approaches. In the first approach, an islanding detection algorithm is used to 
acquire the time instance that the grid disconnects itself from the microgrid due to utility 
grid schedules, or when the microgrid disconnects from the grid due to grid disturbances 
and faults [117][118]. At this point the microgrid controller switches from one control 
mode to another. Usually the microgrid DGs are operated as current controlled sources in 
grid-connected mode, while in island mode they change to operate as voltage controlled 
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sources [119][120][121][122][123]. This transition process can be quite difficult to 
manage smoothly and without a transient disturbance. In the second approach, a fixed 
control strategy is used for both operational modes. Design and implementation of this 
control strategy is also quite challenging, since it needs to be robust and autonomous to 
satisfy microgrid regulations in both grid-connected and island modes, and during the 
transitions. However, there is no need to detect the islanding incident [124]. In either case, 
the microgrid must always resynchronise to the utility grid before reconnecting back to 
the grid once the grid disturbance is cleared [124][125]. 
 The approach presented in this chapter does not need any islanding detection 
algorithms. Since there is only one type of controller operating during all microgrid 
operation modes, the DG units simply respond to the loss of grid voltage power by taking 
over monitoring the voltage at their local terminals. This avoids any unnecessary 
complexity in the control structure and consequent dynamic effects. 
 Before reconnection, the microgrid needs to resynchronise the voltage at the PCC 
with the voltage of the grid. As in conventionally done, the proposed control method 
ahieves this by monitoring the voltage of the grid and communicating its zero crossings 
to the DG units in order to adjust the reference current phase angles until the voltage at 
the PCC is in phase with the grid voltage. 
 The following sections demonstrate that the microgrid control strategy developed 
in the previous chapters can smoothly manage the power balance, in addition to voltage 
and frequency regulation during transitions between grid-connected and island modes, 
with no need for switching between different controllers. The DGs are operated as current 
controlled sources using the PR regulators with inherent reactive power sharing 
from Chapter 5, and the voltage regulation and the active power sharing current 
magnitude droop algorithms developed in Chapter 4. 
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 The network structure investigated in this chapter is a microgrid consisting of two 
VSI-based DG units and a common PCC load as shown in Figure 6.1. The microgrid 
connects to the main utility grid at the PCC via a grid switch. The utility grid is considered 
as a stiff infinite AC voltage source in series with the grid impedance Zgrid. Each DG unit 
consists of a DC voltage source acting as a distributed energy resource (DER), an H-
Bridge Voltage-Source Inverter (VSI), and an LC output filter. The PCC load consists of 
parallel resistors and inductors. The DGs connect to the PCC load through impedances 
representing the distribution lines, line lineR jX , with high R/X ratio to model a low-
voltage electrical network. Tables 6.1 and 6.2 list the parameters of the microgrid used as 
the simulation and experimental test cases, respectively. 
 
Figure 6.1. Grid-connected microgrid consisting of two distributed generators and a 
PCC load impedance. 
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6.2. Grid-connected Mode of Operation 
 In grid-connected mode, the microgrid PCC is connected to the utility grid via a 
grid switch, where the grid dictates the PCC’s voltage magnitude and frequency, and the 
microgrid simply exchanges real and reactive power with the grid. Under these 
circumstances, the PR current regulator simply tracks the commanded reference current. 
 Figure 6.2 shows the simulation results for the grid-connected microgrid of 
Figure 6.1. The two DG units supply the load while maintaining equal power sharing and 
injecting their excess power into the grid. Matching experimental results are presented in 
Vnom / Inom 1,2 225 Vrms / 7 Arms 
Vdc 1,2 400 V 
fo,nom / fsw 1,2 50 Hz / 10 kHz 
Lfilter 1,2 / Cfilter 1,2 4 mH / 5 uF 
Zload, total 3.34 kW + 0.87 kVAr 
Zline 1 0.6 + j0.08 Ohms 
Zline 2 1.2 + j0.16 Ohms 
Zgrid 0.1 + j0.1 Ohms 
Table 6.1. Microgrid System Simulation Parameters. 
 
Vnom / Inom 1,2 215 Vrms / 7 Arms 
Vdc 1,2 370 V 
fo,nom / fsw 1,2 50 Hz / 10 kHz 
Lfilter 1,2 / Cfilter 1,2 4 mH / 5 uF 
Zload, total 2 kW + 0.75 kVAr 
Zline 1 0.9 Ohms 
Zline 2 1.6 Ohms 
Table 6.2. Microgrid System Experimental Parameters. 
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Figure 6.3. Note that the minor harmonic distortion in the VSI currents is due to grid 
harmonic components that are not included in the simulation supply. 
 Figure 6.4 shows the simulation results for the grid-connected microgrid with a 
varying PCC load. Initially, the microgrid operates connected to the grid, with a 1 kW 
load at the PCC being supplied by the DGs only and exchanging no power with the grid. 
More loads are then added to the PCC at t = 0.4 s and 0.12 s, with values of 
 
Figure 6.2. Power sharing in grid-connected mode of operation (Vnom = 140 Vrms). 
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340 W + 870 VAr and 1 kW, respectively. The additional loads added to the microgrid 
are supplied by the grid only. 
 The DG units can subsequently adjust their output contribution, as commanded by 
a local controller. This is shown in Figure 6.5 where the output power of the grid-
connected DG units is increased / decreased by increasing / decreasing each DG’s current 
magnitude droop gain m. If the generated power is more than the load demand, the excess 
is injected to the grid, and if the generated power is not sufficient, the remainder is 
supplied by the grid. 
 
Figure 6.3. Grid-connected mode with PCC load of 850 W (Vnom = 140 Vrms). 
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Figure 6.4. Grid-connected microgrid with a variable load 
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Figure 6.5. Grid-connected microgrid adjusting the DG share of the load by varying the 
droop gain m = 0.02, 0.01, and 0.04. 
Chapter 6. Grid-connected Microgrid and Switching Events 
136 
6.3. Transition from Grid-connected to Island Mode 
 A microgrid must be able to disconnect from the utility grid at any time. This can 
be in the form of pre-planned or unplanned islanding. The disconnection may take place 
when the microgrid chooses to run in island mode due to grid disturbances or low levels 
 
Figure 6.6. Islanding transition, PCC load = 2kW. 
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of grid feed-in. On the other hand, the utility grid may choose to disconnect from the 
microgrid as a load shedding strategy, or due to faults in the microgrid. In either case, the 
microgrid must maintain regulated voltage levels and frequency before, during, and after 
the islanding process. 
 
 
Figure 6.7. Islanding transition, PCC load = 1.34 kW + 0.87 kVAr. 
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 Figures 6.6 and 6.7 show the simulation results for the islanding event of the grid-
connected microgrid of Figure 6.1. Two cases are considered for PCC loads of (a) 2 kW 
and (b) 1340 W + 870 VAr. For case (a) (Figure 6.6), the DGs provide most of the load 
active power demand, while the remainder is provided by the grid. After islanding occurs 
at t = 0.185s, there is no power exchange between the microgrid and the grid. 
Consequently the DGs increase their active power generation to match the load demand 
and to maintain the nominal PCC voltage. For case (b) (Figure 6.7), the DGs supply the 
load active power demand with the surplus exported to the grid, while the grid provides 
the load reactive power. After islanding, the DGs decrease their active power and increase 
their reactive power output to match the PCC load demand, and to maintain regulated 
voltages. This will initially result in a change of operating fundamental frequency until 
the frequency restoration algorithm brings the frequency back to the nominal value. In all 
cases, the islanding process takes place rapidly and smoothly with minimal effect on the 
PCC voltage level. 
 It is worth noting that the increasing / decreasing initial change of the frequency at 
the point of islanding depends on the increase / decrease of reactive power provided by 
 
Figure 6.8. Transition from grid-connected to island mode (Vnom = 140 Vrms). 
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the DGs before and after islanding. Hence, in one case there is a negative initial frequency 
change, with a positive change in the other. 
 Figure 6.8 shows the experimental result for transition of the microgrid from grid-
connected to island mode with a PCC load of 850W. Initially the DGs are supplying the 
PCC load while injecting the excess 450W to the grid. After the islanding process, the 
DGs reduce their output current command to match the PCC load power demand. A 
change in the operating fundamental frequency happens due to the PR controller response 
in island mode, and then the controller restores the frequency back to the nominal value 
of 50 Hz. The results verify minimal voltage disturbance during the islanding process, as 
well as equal power sharing throughout the microgrid operation. 
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6.4. Transition from island to Grid-connected Mode 
 Following an islanding event, an islanded microgrid may connect back to the grid 
when the grid conditions stabilise. However, before reconnection, the grid voltage and 
PCC voltage on either side of the grid switch must be synchronised to have the same 
magnitude, frequency, and phase angle. Failure to do so results in over-currents and large 
transient voltages across the microgrid and the utility grid. For this work, this is achieved 
`
 
Figure 6.9. Microgrid reconnecting to the grid. 
Chapter 6. Grid-connected Microgrid and Switching Events 
141 
using a controller at the grid terminals which measure the grid voltage and detect the zero 
crossing time instances. The zero crossing times are then communicated to the DG 
controllers to slowly shift their current reference phase angles, until the PCC voltage is in 
phase with the grid voltage. This guarantees that there will be no voltage phase jumps at 
the PCC when the reconnection is carried out. 
 Figure 6.9 shows the simulation results for the microgrid transition from island to 
grid-connected mode. Initially the microgrid runs in island mode and supplies a load of 
800W. At t = 0.18s the grid switch closes and the microgrid starts operating in grid-
connected mode. The transition takes place smoothly as the voltage magnitude and 
frequency at the PCC are already at the same values as of the grid. At this point any 
change in the load will be compensated for by the grid. 
 Figure 6.10 shows the matching experimental results for the process of 
reconnecting to the grid after an islanding has taken place. The voltage magnitude and 
frequency of the islanded microgrid and the utility grid are equal as a result of the voltage 
and frequency restoration mechanisms. A controller at the grid switch simply waits for 
 
Figure 6.10. Reconnecting the islanded microgrid back to the utility grid 
(Vnom = 140 Vrms). 
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synchronisation of the voltages on its two sides and closes the switch to start the transition 
to grid-connected mode of operation. The results verify the smooth transition of the 
experimental microgrid from island mode to grid-connected mode. 
 It should be noted that the distortions appearing in the inverter and the grid currents 
are due to the grid voltage harmonics feeding the inverter filter impedances which appear 
as small impedances at the harmonic frequencies present in the grid. 
6.5. Summary 
 A grid integrated microgrid needs to be able to operate disconnected from or 
connected to the grid, and should manage the connection and disconnection transitions 
smoothly. This chapter has shown that a microgrid controlled with the strategy developed 
in the previous chapters is able to switch between different operating modes seamlessly 
and can minimise the voltage disturbances across the microgrid during these transient 
events. The control strategy, which is based on PR current regulated VSIs, does not need 
to change when the microgrid changes operating modes. This makes the controller 
structure simpler and more robust since there is no need for an islanding detection 
algorithm. The microgrid’s performance through various transient scenarios has been 
demonstrated with a variety of simulation and experimental scenarios. 
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DESCRIPTION OF THE  
SIMULATION SYSTEMS 
 
 To verify the validity of the ideas presented in Chapter 3 through to Chapter 6 
simulation results have been presented in each chapter. This chapter provides details of 
the simulation platforms and systems from which the simulation results have been 
obtained. The majority of the simulations are performed using the PSIM software package 
which is a discrete time program for solving electrical and electronic circuits. Calculations 
regarding transfer functions and bode plots were done using the MATLAB software 
package. 
7.1. PSIM 
 PSIM is a simulation package that is used to analyse electronic and electrical 
circuits by calculating the circuit variables in discrete time. The component models are 
relatively simple but sufficient for most electrical and electronics applications. In this 
section the building blocks of the simulation systems used in previous chapters are 
described in detail. The overview of the simulation system in the PSIM environment is 
shown in Figure 7.1. 
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Figure 7.1. Overview of the simulation system in PSIM environment. 
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7.1.1. Power Stage Circuits 
 There are various components that comprise the power circuits in the simulation 
systems. Figure 7.2 shows the model of a VSI-based DG unit connected to the PCC. A 
dc voltage source is connected to an H-bridge configuration of IGBT switches. The phase 
legs of the H-bridge are then connected to an LC filter which then connects to the PCC 
(PCCa and PCCb nodes) through the distribution line impedance. There are sensors 
 
Figure 7.2. Two VSI-based DG units connected to the PCC in PSIM environment. 
 
Figure 7.3. A three-level PWM modulator in PSIM. 
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placed at various positions for acquiring measurements. This is a modular structure so 
other DGs can be placed in parallel to the first DG unit, as is demonstrated in Figure 7.2. 
 The switch timing of the IGBT switches are controlled with a modulator which 
receives a modulation command Ma from the control circuit and translates it into on-off 
commands for each of the switches using three-level PWM modulation, as shown in 
Figure 7.3. The carrier waveform is a periodic triangle oscillating at the switching 
 
Figure 7.4. The PCC load circuit in PSIM. 
 
Figure 7.5. The utility grid source and circuitry in PSIM. 
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frequency from -1 to +1. Comparing the modulation command Ma with this carrier 
waveform creates the on-off commands for the switches. 
 The load section is shown in Figure 7.4. The RL impedances are placed in parallel 
and each have a bi-directional switch to enter them into the circuit when a load step 
change is required. The bi-directional switches are then controlled with piecewise linear 
voltage sources (on the right) that can be programmed for any scenario of on-off 
commands. The load current and voltage are also measured using sensors. 
 The grid is modelled as a voltage-controlled voltage source in PSIM, as shown in 
Figure 7.5. The controlling signal is a sinusoidal source with the desired grid frequency 
and voltage magnitude. A bi-directional switch acts as the grid switch to connect the 
microgrid to the grid. This switch is controlled with a piecewise linear voltage source to 
program the on-off times. An RL impedance is also placed between the grid voltage 
source and the PCC. 
7.1.2. Control Circuits 
 The control circuit includes all the building blocks and calculations to generate the 
voltage and current references, the modulation commands for the VSIs, the PLL, and 
power calculations.  
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 Figure 7.6 shows the implementation of the PI and PR current regulators. The 
reference and measure currents are first sampled using a sample and hold block in PSIM 
which is controlled using a clock signal generated from a square wave voltage source 
 
(a) PI 
 
(b) PR 
Figure 7.6. PI and PR current regulators in PSIM. 
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with a frequency twice that of the switching frequency. The current tracking error is then 
passed through a combination of gains and integrators arranged as a PI or a PR 
compensator. Then anti-windup circuit is placed to prevent over-modulation and 
integrator windup. A delay block represents the switching and transport delays due to 
digital implementation. The output is the modulation command which is then passed to 
the PWM modulator. 
 The current reference is created using a signal generator circuit where the reference 
current magnitude and phase angle are combined to create a sine wave reference, as 
shown in Figure 7.7. 
 Figure 7.8 shows the reference current magnitude and phase angle calculation 
circuit. The reference current magnitude calculation is performed within a C block in 
PSIM. The inputs to this block are the calculated DG output voltage magnitude vDG,pk, the 
 
Figure 7.7. Reference current signal generator. 
 
Figure 7.8. Reference current magnitude and phase angle calculation circuit. 
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current magnitude droop gain m, the desired DG output voltage magnitude vref,DG, the 
nominal current magnitude of the DG unit Inom,pk, and a clock signal with a frequency 
equal to the current reference update rate (1 kHz). The reference current phase angle can 
be chosen between an external 50 Hz synchronous phase angle wt (as in Chapter 4) or the 
DG output voltage phase angle (for unity power factor, as in Chapter 5 and Chapter 6). 
The phase angle values go through a range limiter block to keep them between 0 and 2𝜋. 
The reference current magnitude calculation block runs the C code presented in Appendix 
A.1. 
 The DG output voltage magnitude is calculated using the circuit in Figure 7.9. The 
Vpk calculation block is a C block within PSIM which runs the C code in Appendix A.2. 
The input to this block are the instantaneous DG output voltage measurement, the 
estimated phase angle from the PLL, and a sampling clock running at twice the switching 
frequency. 
 Figure 7.10 illustrates the PLL circuit. The measured DG output voltage is passed 
through a SOGI to generate its alpha-beta components. These are then transformed into 
dq components in synchronous rotating frame. vq is then passed through a loop filter to 
calculate the frequency error, which is then added to the nominal frequency to achieve 
the estimated frequency. This frequency is integrated to yield the DG output voltage phase 
angle. Another SOGI circuit is also used to calculate the alpha-beta components of the 
VSI current to be used in the power calculation stage. 
 
Figure 7.9. Voltage magnitude calculation circuit in PSIM. 
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 Figure 7.11 shows the power calculation circuit which uses the alpha-beta 
components of the DG output voltage and the VSI current to calculate the active and 
reactive power values. 
 Figure 7.12 shows the frequency restoration circuit which is implemented using a 
C block in PSIM. The inputs are the measured frequency from the PLL, the nominal 
fundamental frequency, and a square wave clock for updating the output which is the 
calculated desired resonance frequency. The C block runs the C code presented in 
Appendix A.3.  
 
Figure 7.10. Phase-locked loop (PLL) circuit in PSIM. 
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 Figure 7.13 shows the voltage restoration circuit which contains a C block in PSIM. 
The inputs to the C block are the calculated DG output voltage magnitude, the nominal 
voltage magnitude, and a square wave clock for updating the calculated reference voltage 
magnitude output. The C block runs the C code in Appendix A.4.  
 Figure 7.14 shows the implementation of the conventional droop mechanism in 
PSIM. The rated and measured power values are compared and multiplied by the desired 
 
Figure 7.11. Power calculation circuit in PSIM. 
 
Figure 7.12. Frequency restoration circuit in PSIM. 
 
Figure 7.13. Voltage restoration circuit in PSIM. 
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droop gain. A delay block is placed to represent the droop response time delay. The 
generated reference voltage magnitude and phase angle are then used in a signal generator 
to construct a sine wave as the reference voltage signal for each DG unit. 
7.2. MATLAB 
 The main use of MATLAB software is to calculate the bode plots of various transfer 
functions. This is done using m files in MATLAB, an example of which is presented in 
Appendix A.5. 
7.3. Summary 
 This chapter has provided details on the simulation platform and systems that have 
been used in this thesis to acquire verification of the proposed control strategies and ideas. 
The simulations are particularly carried out in PSIM software, which is a discrete time 
based program for solving electrical and electronic circuits. MATLAB software has also 
been used for calculations of transfer functions and bode plots. 
 
Figure 7.14. Conventional droop mechanism implementation in PSIM. 
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DESCRIPTION OF THE  
EXPERIMENTAL SYSTEMS 
 
 To demonstrate the performance of the proposed ideas and to verify the validity of 
the simulation results, experimental results have been presented in Chapter 4 
through Chapter 6. This chapter explains the experimental system and equipment in the 
RMIT power electronics laboratory that has been used to acquire these results. The main 
pieces of equipment include voltage sources inverters and their control boards, DC 
voltage sources, filtering inductors and capacitors, line impedances, resistive and 
inductive load banks, grid connections, variacs, and isolation transformers. The overview 
of the experimental system is shown in Figure 8.1. 
8.1. 4 Phase IGBT Inverter Test Set (ULK-INV4) 
 This inverter system is a 4-phase leg inverter system built by Creative Power 
Technologies Pty. Ltd. (CPT) that can be used for several functions including single phase 
and three phase DC/AC conversion. A picture of the inverter box in shown in 
Figure 8.2 [151], with the power stage and the control board briefly illustrated in Figures 
8.4 and 8.5. The power stage is based on TO-247 IGBT’s with a power rating of 2 kW. 
The gate drive board is a CPT-E13 and the controller board is a CPT-DA2810 with a 
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Texas Instruments TMS320F2810 core processor. A user can communicate with the 
inverter to read measurements and variables, or to give particular commands such as 
changes in reference values. This is done with an RS-232 serial communication board 
connected to a computer with Tera Term software. Further details of the power 
conversion units are presented in Appendix C. 
8.2. Additional Equipment 
 For each VSI, a Magna Power XR Series DC voltage source is used for maintaining 
the voltage at the DC bus. Each VSI output filter combination includes a differential mode 
4 mH split inductor, a 5 uF capacitor, and a 40 mH common mode split inductor for 
supressing common mode EMI currents. Ceramic resistive wires are used to represent the 
distribution line impedances. An isolation transformer is also used at the input of the DC 
voltage source of the second DG unit for protection. Figure 8.3 shown a photo of the 
experimental set up. 
 The communication means in the experimental sections have been implemented 
using manual synchronisation where the timing of the two DG units are matched manually 
using keyboard commands to ensure in phase current references for the results of 
Chapter 4. 
8.3. Software Building Blocks of the ULK-IVN4 
 The DSP code for running the inverter boxes in the experiments are extended from 
previously developed basecode provided by CPT, which contain serial communication, 
analog to digital converter readings, PWM modulator, and a user interface. The tasks 
within the code are either interrupt-driven foreground tasks or low-priority background 
tasks. The closed-loop regulator and PWM modulator are some of the foreground tasks, 
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while the background tasks interact with the operator through the serial communication 
port. The processing of the continuous-loop background tasks are periodically interrupted 
for the execution of the time-critical foreground tasks. 
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Figure 8.1. Overview of the experimental system. 
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8.3.1. Foreground Tasks 
 The foreground software’s duty is mainly to read the analog inputs and 
measurements, generate sinusoidal reference variables, implement the current and voltage 
control loops, and perform the PWM modulation. It also needs to carry out protection 
procedures such as disabling the switching in case of over voltages and over currents. 
8.3.2. Background Tasks 
 The background code is executed continuously during the interrupts of the 
foreground software. Its main job is to interact with the operator and carry out real time 
changes to the variables and parameters of the system such as reference variable values. 
The programmed C code for the DSP controller is presented in Appendix B. 
8.4. Summary 
 This chapter has provided details of the experimental system from which 
experimental results have been acquired and presented in this thesis. The main part of the 
experimental system is based around a 2 kW four phase leg inverter box (ULK-INV4) 
 
Figure 8.2. ULK-INV4 - four phase leg inverter box 
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supplied by CPT, which is has a built in power stage and control boards. The remaining 
parts of the experimental setup i.e. DC voltage sources, filtering inductors and capacitors, 
line impedances, resistive and inductive load banks, grid connections, variacs, and 
isolation transformers are standard components available within the RMIT power 
electronics research group. 
 
 
Figure 8.3. The experimental set up. 
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Figure 8.4. Functional diagram of CPT-E13 inverter controller board. 
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Figure 8.5. Simplified diagram of the RMIT-U01 power stage board 
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CONCLUSIONS 
 With an increasing penetration of renewable energy resources and growing 
significance of distributed generators, the concept of arranging these sources and 
consumers into local clusters called microgrids is becoming more and more attractive. 
The benefit of this approach is an increased level of autonomy and independency for the 
distributed electrical sources, so that they can be considered as a network separate from 
the utility grid. While a microgrid can operate in parallel to the grid (grid-connected mode 
of operation) and exchange power between the microgrid and the utility, operation in 
stand-alone mode (island mode of operation) provides new control possibilities, and also 
responsibilities, for the microgrid structure. 
 The primary control problems for a microgrid are voltage and frequency regulation, 
just as for more conventional utility grid system. Like any other electrical network, 
consumers require an electrical supply with a specific range of voltage magnitude and 
frequency to operate effectively. However, solving these problems has proved to be quite 
a challenge for a microgrid, since its nature is quite different from a conventional utility 
supply due to its network structure, the dispersed characteristics of its generation sources, 
and the intermittency of its renewable energy supplies. 
 In addition, equal power sharing is considered an important requirement for 
microgrids. The DG units are preferred to provide equal amounts of active or reactive 
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power, in their contribution to satisfying the consumer demands, in order to increase the 
reliability of the microgrid. This helps to prevent overloading of the DG units during 
transient load changes and steady state conditions. 
 The general approach towards control of microgrids is to treat the distributed 
generators as voltage controlled sources. A droop control method which adjusts the 
reference voltage magnitude and frequency based on the output active and reactive power 
is then incorporated into each DG unit. This droop mechanism stems from an imitation 
of the behaviour of synchronous generators in conventional electrical networks. However, 
this thesis has demonstrated that there are certain disadvantages in this approach that 
encourage investigating alternative control strategies. Following this goal, this thesis 
presents a new microgrid control strategy that offers promising advantages compared to 
the existing approaches reported in the literature. 
9.1. Summary of work 
 Chapter 2 of this thesis provides a review of the existing literature and common 
popular control strategies for microgrid. From this chapter, and also from Chapter 3, it is 
shown that conventional droop control strategies have particular shortcomings that can 
limit the performance of the microgrid in certain situations. These include lack of direct 
control over the DG output current, slow DG dynamics due to the structure of dual loop 
voltage controllers, delayed response caused by power measurement transients, stability 
problems due to interactions between DG units with unequal droop response times, and 
high sensitivity to line impedance values and microgrid interconnections. 
 Chapter 4 challenges the conventional view that current regulated VSIs cannot be 
used in an islanded microgrid, and proposes a new method to utilise current regulated 
VSIs in such systems. In the proposed control concept, linear current regulators are used 
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for each DG unit, with the reference current command magnitude and phase set 
separately. A predictive voltage control strategy is integrated into the current regulator to 
maintain simultaneous control of both current and voltage magnitudes without requiring 
significant measurement and filter time delays in their response. The method can be used 
for both islanded and grid-connected modes of operation, without a need to switch 
between different controllers as the mode changes. 
 Chapter 4 then proposes a new droop mechanism to achieve equal power sharing 
that is compatible with current regulated VSIs. This droop method acts directly on the 
reference current magnitudes of the VSIs, so the need for measurement and feedback of 
the active and reactive powers is omitted. Furthermore, since the method uses the total 
apparent power S, there is no need for decoupling of active and reactive powers, which 
further adds to the simplicity of the algorithm. The result achieves equal sharing of both 
active and reactive powers (P and Q) between all DG units simultaneously, operating at 
the frequency response bandwidth of the primary current regulators. 
 Chapter 5 presents one of the most important findings of this thesis as it identifies 
the intrinsic frequency droop behaviour of Proportional + Resonant current regulators. 
The problem of frequency regulation in an islanded electrical network is investigated with 
PI and PR current regulators, and it is shown that PR regulators, unlike PI systems, have 
a very particular characteristic of being able to maintain the frequency of an islanded 
network without requiring an externally commanded frequency reference. The automatic 
load angle balancing feature of a PR regulator is based solely on the error response of the 
current regulator, and requires no active intervention to maintain stability as the load 
power factor angle changes. This leads to very interesting behaviours, such as an intrinsic 
current angle vs. frequency droop, and an inherent reactive power vs. frequency droop 
function, which automatically shares reactive power between all DG units. The strategy 
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totally avoids the need to command a specific current angle or to synchronise each DG 
units’ reference current angles using an external communication signal. To complete the 
concept, a simple frequency restoration algorithm is then proposed to eliminate the 
frequency deviation caused by the intrinsic frequency droop characteristic of the PR 
regulators. 
 Incorporating the findings of Chapter 4 and Chapter 5, a new control strategy is 
then presented for regulating voltages and frequency in an islanded microgrid while 
equally sharing the DG output active and reactive powers. It is shown that this strategy is 
equally applicable to low voltage and high voltage microgrids (low or high X/R ratios), 
it achieves power sharing between DG units with unequal power ratings, and can be 
directly extended to three phase systems. Chapter 6 further shows that the proposed 
strategy can smoothly manage a microgrid’s dynamic transitions such as islanding and 
reconnecting to the grid, without requiring any additional control complexity other than 
a standard synchronisation technique, and without any mode changing between different 
controllers. 
9.2. Future work 
 While this thesis has presented the fundamental characteristics and principles of 
operation of PR current regulators in microgrids, the capability of this new scheme still 
needs significant further investigation in several areas. 
 Firstly, the issue of combining conventional rotating generation systems into PR 
controlled microgrid inverters needs to be explored, since they essentially have 
diametrically opposed natural response characteristics. PR controlled VSI’s have an 
intrinsic frequency / reactive power response, while rotating machines have an intrinsic 
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frequency / real power response, and marrying these two characteristics to work smoothly 
together requires further research. 
 Secondly, the work presented in this thesis relates only to essentially linear load 
types, and has not considered the impact of non-linear loads such as diode rectifiers. 
Current regulators intrinsically create voltage distortion when attempting to supply non-
linear loads, and this is an unacceptable response for a standalone microgrid. The 
performance of the PR based microgrid control system when feeding non-linear loads still 
needs further investigation. 
 Thirdly, while all the results presented in this thesis show extremely good 
robustness and resilience, there are most likely some stability limitations for the new 
scheme that need to be identified. A more formal control stability analysis would be very 
advantageous to determine the potential operating limits for this new strategy. 
 Fourthly, the findings of this thesis were presented as to describe the proposed 
control strategy and the necessary measures that need to be taken in order to make this 
control strategy work. In certain situations, one of these requirements is the 
communication means that ensures proper functioning of the microgrid. Investigating the 
sensitivity of the microgrid's performance to any loss of communication means would 
certainly deserve to be in a future piece of work. 
 Finally, a more general investigation into the operation of more complex microgrid 
situations with various source types and load characteristics is important. The effects of 
DER intermittency on the behaviour of DG units and their performance in a microgrid 
also still need further investigation. 
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9.3. Closure 
 Proportional + Resonant linear current regulators provide an interesting and 
potentially very valuable control approach for microgrid systems. This thesis identifies 
some of their unique characteristics and demonstrates how to take advantage of the 
benefits they have to offer. A new microgrid control strategy has been developed and 
shown to be an interesting alternative to conventional methods. However, there is 
certainly a lot more to learn about this new control concept and its intrinsic behaviour. 
The findings presented in this thesis open up new opportunities and possibilities to control 
next generation microgrids using VSIs that are directly controlled by PR current 
regulators. 
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APPENDIX A 
SOURCE CODES FOR THE 
SIMULATION SYSTEM 
 
 This appendix provides the developed C code for the simulation systems 
investigated for this research. 
A.1. Reference current magnitude calculation C code 
 
#include <Stdlib.h> 
#include <String.h> 
#include <math.h> 
#include <Psim.h> 
 
// PLACE GLOBAL VARIABLES OR USER FUNCTIONS HERE... 
 
///////////////////////////////////////////////////////////////////// 
// FUNCTION: SimulationStep 
//   This function runs at every time step. 
//double t: (read only) time 
//double delt: (read only) time step as in Simulation control 
//double *in: (read only) zero based array of input values. in[0] is the first 
node, in[1] second input... 
//double *out: (write only) zero based array of output values. out[0] is the 
first node, out[1] second output... 
//int *pnError: (write only)  assign  *pnError = 1;  if there is an error and 
set the error message in szErrorMsg 
//    strcpy(szErrorMsg, "Error message here...");  
// DO NOT CHANGE THE NAME OR PARAMETERS OF THIS FUNCTION 
void SimulationStep( 
  double t, double delt, double *in, double *out, 
   int *pnError, char * szErrorMsg, 
   void ** reserved_UserData, int reserved_ThreadIndex, void * 
reserved_AppPtr) 
{ 
 
Appendix A. Source Code for the Simulation System 
172 
// ENTER YOUR CODE HERE... 
static double  
V_ratio, 
v_DG_pk_prev, 
v_DG_pk, 
V_nom_pk, 
i_ref_pk_prev, 
i_ref_pk, 
I_nom_pk, 
interrupt_prev, 
interrupt, 
v_DG_pk_ratio, 
i_ref_pk_ratio, 
I_ratio_nom, 
flag, 
m; 
 
v_DG_pk = in[0]; 
m = in[1]; 
V_nom_pk = in[2]; 
I_nom_pk = in[3]; 
interrupt = in[4]; 
 
//Initialisation 
if(t <= delt) { 
V_nom_pk = 320; 
v_DG_pk = V_nom_pk; 
v_DG_pk_prev = V_nom_pk; 
i_ref_pk = I_nom_pk; 
i_ref_pk_prev = I_nom_pk; 
interrupt_prev = 0; 
} 
 
if ((interrupt != interrupt_prev) && (interrupt==1)) 
{ 
V_ratio = v_DG_pk / V_nom_pk; 
if(V_ratio >= 2) V_ratio = 2; 
if(V_ratio <= .1) V_ratio = .1; 
 
 
 
/*============ 
Droop () 
============*/ 
 
//No Droop 
//i_ref_pk = ( i_ref_pk_prev / V_ratio); 
 
//Droop 
i_ref_pk = ( i_ref_pk_prev/V_ratio) - m*(i_ref_pk_prev - 
I_nom_pk); 
 
/*===== end Droop ============*/ 
 
if(i_ref_pk >= (I_nom_pk) ) i_ref_pk = (I_nom_pk); 
if(i_ref_pk <= .1) i_ref_pk = .1; 
 
out[0] = i_ref_pk; 
 
v_DG_pk_prev = v_DG_pk; 
i_ref_pk_prev = i_ref_pk; 
} 
 
interrupt_prev = interrupt; 
} 
 
A.2. Voltage magnitude calculation C code 
//set up sin_table - B.SH. 
static int16 init_table = 0; 
static int16 sin_table[SIN_TABLE_SIZE+1]; 
static int16 cos_table[SIN_TABLE_SIZE+1]; 
 
/****************** 
_Initialisations() 
*******************/ 
 
if (!initialised) 
{ 
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 for (init_table = 0; init_table < (SIN_TABLE_SIZE + 
1); init_table++) 
 { 
  sin_table[init_table] = 
(int16)(16384*sin((double)init_table/(double)SIN_TABLE_SIZE*2
.0*__PI)); 
  cos_table[init_table] = 
(int16)(16384*cos((double)init_table/(double)SIN_TABLE_SIZE*2
.0*__PI)); 
 } 
 phase_pll = 0; 
 initialised = 1; 
} 
 
/********* 
_Inputs()   
**********/ 
 adc_vac1_raw= (int16)in[0]; 
 phase_pll = (Uint32)in[1]; 
 interrupt = (int16)in[2]; 
 
//isr_pwm 
if (interrupt != interrupt_prev) 
{ 
 if (interrupt==1) { 
 timer_underflow_flag=1; timer1_dir = 1; timer3_dir = 
1;} 
 if (interrupt==0) { 
 timer_underflow_flag=0; timer1_dir = 0; timer3_dir = 
0;} 
 
interrupt_counter++; 
update_counter++; 
/* ======================= 
isr_pwm_ADC_calculations() 
====================== */ 
 
 vDG = adc_vac1_raw; 
 phase_vDG = phase_pll; 
 index = (phase_vDG>>22)|0x0001; // to access high word 
of 32 bit sine table 
 phase_offset = (phase_vDG & 0x007F0000L)>>16; // to 
use the 7 bits following the 9 out of 10 bits of index for 
interpolation 
 val_lo = sin_table[index]; 
 val_diff = sin_table[index+2] - val_lo; 
 sin_phase_vDG = val_lo + 
(int16)(((int32)phase_offset*(int32)val_diff)>>7); // 7-bit 
shift for 7 bits of phase_offset 
 
/* =================== 
__Vpk() 
=====================*/ 
//calculate peak value from instantaneous value of vDG and 
sine of phase_vDG 
//when phase_vDG is between 20-160 and 200-340 degrees 
// ADC_VAC_SC = 0.2197 or 4.55 
// DEG2COUNT = 11930465 
 phase_pk_cal = 20; 
 if ((phase_vDG > (phase_pk_cal*11930465)) & (phase_vDG 
< ((180-phase_pk_cal)*11930465))) 
  { 
 vDG_pk = (int16)(abs(((int32)vDG <<14) / 
(int32)sin_phase_vDG)); 
 } 
 else if ((phase_vDG > 
 
((180+phase_pk_cal)*11930465)) & (phase_vDG <((360-
phase_pk_cal)*11930465))) 
  { 
vDG_pk = (int16)(abs(((int32)vDG <<14) / 
(int32)sin_phase_vDG)); 
 } 
 
} /* end isr_pwm */ 
 
vDG_prev = vDG; 
interrupt_prev = interrupt;  
 
/********** 
_Outputs()   
***********/ 
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 out[0] = (double)vDG_pk; 
} 
 
 
A.3. Frequency restoration C code 
#include <Stdlib.h> 
#include <String.h> 
#include <math.h> 
#include <Psim.h> 
 
// PLACE GLOBAL VARIABLES OR USER FUNCTIONS HERE... 
////////////////////////////////////////////////////////// 
// FUNCTION: SimulationStep 
//   This function runs at every time step. 
//double t: (read only) time 
//double delt: (read only) time step as in Simulation control 
//double *in: (read only) zero based array of input values. 
in[0] is the first node, in[1] second input... 
//double *out: (write only) zero based array of output 
values. out[0] is the first node, out[1] second output... 
//int *pnError: (write only)  assign  *pnError = 1;  if there 
is an error and set the error message in szErrorMsg 
// strcpy(szErrorMsg, "Error message here...");  
// DO NOT CHANGE THE NAME OR PARAMETERS OF THIS FUNCTION 
void SimulationStep( 
 double t, double delt, double *in, double *out, 
  int *pnError, char * szErrorMsg, 
  void ** reserved_UserData, int 
 
reserved_ThreadIndex, void * reserved_AppPtr) 
{ 
// ENTER YOUR CODE HERE...static double  
freq_nom, 
freq_pll, 
freq_PR, 
freq_PR_prev, 
interrupt_prev, 
interrupt; 
freq_nom = in[0]; 
freq_pll = in[1]; 
interrupt = in[2]; 
 
//Initialisation 
if(t <= delt) { 
freq_nom = 50; 
freq_pll = 50; 
freq_PR = 50; 
out[0] = freq_PR; 
freq_PR_prev = 50; 
interrupt_prev = 0; 
} 
if ((interrupt != interrupt_prev) && (interrupt==1)) 
{ 
if ( ((freq_nom - freq_pll) > 0.02) || ((freq_nom - freq_pll) 
< -0.02) ) { 
freq_PR = freq_PR_prev + (freq_nom - freq_pll); 
} 
 
out[0] = freq_PR; 
freq_PR_prev = freq_PR; 
} 
interrupt_prev = interrupt;} 
A.4. Voltage restoration C code 
#include <Stdlib.h> 
#include <String.h> 
#include <math.h> 
#include <Psim.h> 
 
// PLACE GLOBAL VARIABLES OR USER FUNCTIONS HERE... 
/////////////////////////////////////////////////////////////
//////// 
// FUNCTION: SimulationStep 
//   This function runs at every time step. 
//double t: (read only) time 
Appendix A. Source Code for the Simulation System 
175 
//double delt: (read only) time step as in Simulation control 
//double *in: (read only) zero based array of input values. 
in[0] is the first node, in[1] second input... 
//double *out: (write only) zero based array of output 
values. out[0] is the first node, out[1] second output... 
//int *pnError: (write only)  assign  *pnError = 1;  if there 
is an error and set the error message in szErrorMsg 
//    strcpy(szErrorMsg, "Error message here..."); 
// DO NOT CHANGE THE NAME OR PARAMETERS OF THIS FUNCTION 
void SimulationStep( 
double t, double delt, double *in, double *out, 
int *pnError, char * szErrorMsg, 
void ** reserved_UserData, int reserved_ThreadIndex, void * 
reserved_AppPtr) 
{ 
// ENTER YOUR CODE HERE... 
static double 
V_nom_pk, 
v_pk_DG, 
v_ref_DG, 
v_ref_DG_prev, 
interrupt_prev, 
interrupt; 
 
V_nom_pk = in[0]; 
v_pk_DG = in[1]; 
interrupt = in[2]; 
 
//Initialisation 
if(t <= delt) { 
V_nom_pk = 320; 
v_pk_DG = 320; 
v_ref_DG = 320; 
out[0] = v_ref_DG; 
v_ref_DG_prev = 320; 
interrupt_prev = 0; 
} 
 
if ((interrupt != interrupt_prev) && (interrupt==1)) 
{ 
if ( ((V_nom_pk - v_pk_DG) > 5) || ((V_nom_pk - v_pk_DG) < -
5) ) { 
v_ref_DG = v_ref_DG_prev + (V_nom_pk - v_pk_DG); 
} 
 
out[0] = v_ref_DG; 
v_ref_DG_prev = v_ref_DG; 
} 
interrupt_prev = interrupt; 
} 
A.5. M file code for plotting bode diagrams in MATLAB 
 
clear 
 
%% Parameters 
tstep = 1e-05; 
tmin = 0; 
tmax = 1; 
time = tmin:tstep:tmax; 
tlength = length(time); 
pi = 3.1415926536; 
Vdc = 400; 
Inom = 10; 
Vnom = 320; 
sw_freq = 10e03; 
Lf = 4e-03; 
Cf = 5e-06; 
Td = 0.75/sw_freq; 
ph_margin = 50; 
wc_max = (pi/2 - (ph_margin*pi/180))/Td; 
kp = wc_max*Lf/Vdc; 
Tr = 10/wc_max; 
ki = 1/Tr; 
wPR = 50*2*pi;  
w0 = 50*2*pi;  
 
R1 = 0.6*0; 
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R2 = 1.2*0; 
L1 = 0.08/w0*0; 
L2 = 0.16/w0*0; 
Z1 = 0.6+i*0.08; 
Z2 = 1.2+i*0.16; 
 
Zpcc_mag = 51.2; 
Zpcc_ang = 14.68; 
Zpcc = Zpcc_mag*exp(i*Zpcc_ang/180*pi); 
Rpcc = Zpcc_mag*cosd(Zpcc_ang) 
Xpcc = Zpcc_mag*sind(Zpcc_ang) 
Lpcc = Xpcc/w0; 
 
angle_Ivsi = -angle((1/(Zpcc+Z1)+(i*w0*Cf))^-1)/pi*180 
 
%% Math 
s = tf('s'); 
% Gc = kp*Vdc*(1+(ki/s)); %PI 
Gc = kp*Vdc*(1+(ki*s/(s^2+wPR^2))); %PR 
G_Ivsi = 
(Gc*(1+Cf*s*(R1+L1*s+Rpcc+Lpcc*s)))/((Lf*s+Gc)*(1+Cf*s*(R1+L1
*s+Rpcc+Lpcc*s))+(R1+L1*s+Rpcc+Lpcc*s)); 
 
%% Plot 
fmin = 10^0; 
fmax = 10^3; 
W = logspace(log10(fmin),log10(fmax),(log10(fmax)-
log10(fmin))*1000); 
Wrad = W*2*pi; 
% [mag(1:length(W)),phase(1:length(W))] = bode(Gc,Wrad); 
[mag(1:length(W)),phase(1:length(W))] = bode(G_Ivsi,Wrad); 
magdb = 20*log10(mag); 
 
figure(1) 
subplot(2,1,1); 
semilogx(W, magdb','b','LineWidth', 1); 
xlabel('') 
ylabel('Magdb') 
xlim([fmin fmax]) 
grid; 
subplot(2,1,2); 
semilogx(W, phase','b', 'LineWidth', 1); 
xlabel('freq (Hz)') 
ylabel('Phase') 
xlim([fmin fmax]) 
grid; 
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APPENDIX B 
DSP SOURCE CODE FOR THE 
EXPERIMENTAL SYSTEM 
 
 This appendix provides the developed TMS320F2810 DSP source C code for the 
experimental systems investigated for this research. 
B.1. Background Routines – Header File 
// main.h (Background H-File) 
 
/* ============================================== 
void __Definitions() 
   ============================================ */ 
 
/** @name Clock definitions */ 
//@{ 
#define SYSCLK_OUT   (150e6) 
#define HSPCLK    (SYSCLK_OUT) 
#define LSPCLK    (SYSCLK_OUT/4) 
 
#define INIT_SYSCLK   ((Uint16)(SYSCLK_OUT/1e6)) // MHz 
#define INIT_LSPCLK   ((Uint32)(LSPCLK/1e3)) // kHz 
#define INIT_HSPCLK   ((Uint32)(HSPCLK/1e3)) // kHz 
//@} 
 
/** @name Boot ROM sine table definitions */ 
//@{ 
#define TABLE_SIZE   512 
#define MAX_SINE_TABLE  16384 
//@} 
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/** @name State machine definitions */ 
//@{ 
 
/// state function type 
typedef void (* funcPtr)(void); 
 
/// simple state machine type 
typedef struct 
{ 
 funcPtr f;  ///< pointer to present state 
function 
 int first;      ///< flag set for first execution of 
present state function 
} State_Type; 
 
/// sets next State to be run 
#define NEXT_STATE(_s_,_f_)  { _s_.f = 
(funcPtr)&_f_; \ 
          
_s_.first = 1; } 
/// checks to see if the current state has been run 
previously 
#define IS_FIRST_STATE(_s_)  (_s_.first == 1) 
/// changes flag to indicate current state has been run 
previously 
#define DONE_FIRST_STATE(_s_)  _s_.first = 0 
/// runs function corresponding to the current state 
#define DO_STATE(_s_)   ((*(_s_.f))()) 
/// checks to see if the current state _s_ is equal to the 
state given by _f_ 
#define IS_CURRENT_STATE(_s_,_f_) (_s_.f == (funcPtr)&_f_) 
//@} 
 
/** @name Watchdog timers */ 
//@{ 
#define WD_TIMER_MAX   7  ///< 
maximum number of timers 
#define WD_VSI_CHARGE   0  ///< 
CFPP charging relay timer 
#define WD_CFPP_RAMP   1  ///< 
ramping timer for CFPP 
#define WD_VSI_RAMP    2  ///< VSI 
state ramping timer 
#define WD_FAULT    3  ///< 
fault timer 
#define WD_FAULT_LOCKOUT  4  ///< fault 
lockout timer 
#define WD_BIOS0    5 
#define WD_BIOS1    6 
 
extern Uint16 
 wd_timer[WD_TIMER_MAX];    ///< watchdog 
countdown timers 
 
/** definitions for selection of operating mode */ 
typedef struct 
{ 
 unsigned int 
  symmetrical,  /* 0 asymmetrical, 1 
symmetrical */ 
  num_phase,  /* number of phases : see 
below */ 
  freq_control, /* 0 for phase control, 1 
for freq control */ 
  const_vf,   /* 0 for independent, 
1 for const V/f */ 
  mode,    /* modulation mode : 
see below */ 
  high_side,  /* 0 low side, 1 high side 
Buck */ 
  three_level;  /* 0 for two level, 1 for 
three (1 phase only) */ 
} Mod_status; 
 
/* specifics phases to be used */ 
#define PHASE_BUCK  0 /* buck converter operation 
*/ 
#define PHASE_DC_H  1 
#define PHASE_PSSW  2 
#define PHASE_1   3 /* single phase 
operation on phase legs C & D */ 
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#define PHASE_3   4 /* three phase 
operation plus neutral */ 
/* modulation modes */ 
#define MODE_NORMAL  0 /* normal non shifted 
switching */ 
#define MODE_3RD  1 /* injecting 3rd harmonics 
*/ 
#define MODE_CENTERED 2 /* centred switching */ 
#define MODE_30   5   /* 30 deg discont. */ 
#define MODE_60   3 /* 60 deg 
discontinuous */ 
#define MODE_120  4 /* 120 deg discontinuous */ 
 
/* =========================================== 
void __Grab_Code_Definitions() 
=========================================== */ 
/**/ 
 
#define GRAB_INCLUDE 
 
#ifdef GRAB_INCLUDE 
 
/* fixed point or floating point calculation selecting ------
--------FIXED vs FLOAT */ 
#define GRAB_LONG 1 
//#define GRAB_DOUBLE 1 
 
 
 
#ifdef GRAB_LONG 
#undef FLOAT_CALC 
#define FIXED_CALC 
#endif 
#ifdef GRAB_DOUBLE 
#undef FIXED_CALC 
#define FLOAT_CALC 
#endif 
 
 
// grab array size 
#define GRAB_LENGTH     200 //400 
#define GRAB_WIDTH     8 
 
// modes 
#define GRAB_GO     0 
#define GRAB_WAIT    1 
#define GRAB_TRIGGER   2 
#define GRAB_STOPPED   3 
#define GRAB_SHOW    4 
 
// macros 
#define GrabStart()    { grab_index = 0; 
grab_mode = GRAB_TRIGGER; } 
#define GrabStop()    { grab_index = 0; 
grab_mode = GRAB_STOPPED; } 
#define GrabRun()     { grab_index = 
0; grab_mode = GRAB_GO;   } 
#define GrabShow()    { grab_index = 0; 
grab_mode = GRAB_SHOW;  } 
 
#define GrabClear()    { grab_index = 0; 
grab_mode = GRAB_WAIT;  } 
 
#define GrabTriggered()  (grab_mode == GRAB_TRIGGER) 
#define GrabRunning()   (grab_mode == 
GRAB_GO) 
#define GrabStopped()   (grab_mode == 
GRAB_STOPPED) 
#define GrabAvail()    (grab_mode >= 
GRAB_STOPPED) 
#define GrabShowTrigger() (grab_mode == GRAB_SHOW) 
 
#define GrabStore(_loc_,_data_)
 grab_array[grab_index][_loc_] = _data_; 
 
#define GrabStep()    { grab_index++; \ 
          if 
(grab_index >= GRAB_LENGTH) \ 
              
grab_mode = GRAB_STOPPED; } 
 
// variables 
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extern int16 
 grab_mode, 
 grab_index; 
 
#ifdef GRAB_LONG 
extern int32 
 grab_array[GRAB_LENGTH][GRAB_WIDTH]; 
#endif 
#ifdef GRAB_DOUBLE 
extern double 
 grab_array[GRAB_LENGTH][GRAB_WIDTH]; 
#endif 
 
// functions 
void GrabDisplay(int16 index); 
void GrabInit(void); 
 
#endif 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
B.2. Background Routines – C Source File 
// main.c (Background C-File) 
 
 
/// version 
#define VER_STRING "00" 
 
// processor standard include files 
#include <DSP281x_Device.h> 
#include <DSP281x_Examples.h> 
#include <bios0.h> 
 
// board standard include files 
#include <sf_at45.h> 
#include <lib_da2810.h> 
#include <lib_e13.h> 
 
// common project include files 
#include "lib_4041.h" 
 
// local include files 
#include "conio.h" 
#include "main.h" 
#include "vsi.h" 
 
 
 
/** This structure holds flags used in background timing. */ 
typedef struct 
{ 
 Uint16 
  msec:1,    ///< 
millisecond flag 
  sec0_1:1,   ///< tenth of a 
second flag 
  sec:1;    ///< second flag 
} type_flag; 
 
/** This structure holds variables used in background timing. 
*/ 
typedef struct 
{ 
 type_flag flag;    ///< bitwise 
flag structure 
 Uint16 count_msec;  ///< count of milliseconds 
since last second event 
} type_time; 
 
#ifndef BUILD_RAM 
extern Uint16 RamfuncsLoadStart; 
extern Uint16 RamfuncsLoadEnd; 
extern Uint16 RamfuncsRunStart; 
#endif 
#define CLOSED_LOOP     1 
#define F_FREQ     50.0 
 ///< fundamental freq in Hz 
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#define SW_FREQ    10000.0  
 ///< switching freq in Hz 
 
/// background variables 
Uint16 
 i = 0, count = 0,      
       
// serial_sw_freq = SW_FREQ,     
 ///< switching frequency in Hz 
// serial_sw_freq_pssw_dc = SW_FREQ, 
 serial_f_freq = (F_FREQ*10),   
 ///< fundamental freq in 1/10ths of a Hz 
 serial_duty_cycle = 0,  ///< modulation depth 
in 1/100ths of a percent 
 serial_phase_angle = 0; 
int16 
 serial_phase_shift = 0;  ///< phase shift in 
1/10th of degree 
 
/// timing variables 
type_time 
 time = 
 { 
  0,0,0, 
  0 
 }; 
 
Uint16 
 wd_timer[WD_TIMER_MAX]; ///< watchdog countdown timers 
 
/// operating state variables 
char 
 *vsi_mode[] = 
 {//   0    ,   1    ,   2   ,   3   ,   4    ,   5 
  "Stop", "Init","Chrge","Ramp", "Run", "Fault" 
 }; 
 
Uint16 
 operating_mode = 0; 
  
Mod_status mod_status; 
 
/*================================ 
void __external_variables() 
================================*/ 
  
extern int16 V_ratio; 
extern int16 i_ref_step_request; 
extern Uint32 current_update_count; 
extern int16 i_ref_pk; 
extern int16 vsi_state; 
extern int32 P_pll; 
extern int32 Q_pll; 
extern int32 f_pll; 
extern int16 Vdc_bus; 
extern Uint32 V_ctrl_en; 
extern Uint32 Droop_en; 
extern Uint32 closed_loop; 
extern Uint32 sync; 
extern Uint16 V_nom_pk; 
extern Uint32 m_droop; 
extern Uint32 phase_i_ref_offset; 
extern int16 freq_rstr_en; 
extern int32 w_pr; 
extern int32 w_pr_tweak; 
 
 
 
 
// grab variables 
int16 
 grab_mode = GRAB_STOPPED, 
 grab_index, 
  grab_counter = 0xFFFF;  
#ifdef GRAB_LONG   
int32 
 grab_array[GRAB_LENGTH][GRAB_WIDTH]; 
#endif 
#ifdef GRAB_DOUBLE 
double 
 grab_array[GRAB_LENGTH][GRAB_WIDTH]; 
#endif 
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void com_display(Uint16 mode); 
void com_keyboard(void); 
interrupt void isr_cpu_timer0(void); 
void InitWDTimers(void); 
void display_help(void); 
void select_operating_mode(void); 
void digin_buttons(void); 
 
 
/** 
 
Main function: 
*  -# Initialises the DSP and its peripherals 
*  -# Initialises the E13 and U01 PCBs into a safe 
condition 
*  -# Copies the RAM based functions to RAM 
*  -# Starts the 1ms timers for background timing 
*  -# Sets up the IO com port 
*  -# Initialises the various software modules 
*  -# Runs the background loop 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void main(void) 
{ 
 Uint32 while_counter=0; 
 Uint16 i = 3; 
  
 DINT; 
// Initialise DSP for PCB 
 lib_e13_init(INIT_SYSCLK,INIT_LSPCLK,INIT_HSPCLK); 
 
 RESET_GATES(); 
 
// Initialize the PIE control registers to their default 
state. 
 InitPieCtrl(); 
// Disable CPU interrupts and clear all CPU interrupt flags: 
 IER = 0x0000; 
 IFR = 0x0000; 
// Initialize the PIE vector table with pointers to the shell 
Interrupt 
// Service Routines (ISR). 
// This will populate the entire table, even if the interrupt 
// is not used in this example.  This is useful for debug 
purposes. 
// The shell ISR routines are found in DSP281x_DefaultIsr.c. 
// This function is found in DSP281x_PieVect.c. 
 InitPieVectTable(); 
 
#ifndef BUILD_RAM 
// Copy time critical code and Flash setup code to RAM 
// The  RamfuncsLoadStart, RamfuncsLoadEnd, and 
RamfuncsRunStart 
// symbols are created by the linker. Refer to the F2810.cmd 
file. 
 MemCopy(&RamfuncsLoadStart, &RamfuncsLoadEnd, 
&RamfuncsRunStart); 
 
// Call Flash Initialization to setup flash waitstates 
// This function must reside in RAM 
 InitFlash(); 
#endif 
 
 InitAdc(); 
 InitCpuTimers(); 
 InitWDTimers(); 
 bios_init_COM0(9600L); 
 
// Configure CPU-Timer 0 to interrupt every millisecond: 
// 150MHz CPU Freq, 0.001 second Period (in uSeconds) 
 ConfigCpuTimer(&CpuTimer0, 150.0/*MHz*/, 
1000.0/*us*/); 
 StartCpuTimer0(); 
 
// Map interrupt to interrupt service routine. 
 EALLOW; 
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 PieVectTable.TINT0 = &isr_cpu_timer0; 
 EDIS; 
  
// Enable TINT0 in the PIE: Group 1 interrupt 7 
 PieCtrlRegs.PIEIER1.bit.INTx7 = 1; 
 IER |= M_INT1; // Enable CPU Interrupt 1 
 EnableInterrupts(); 
 
 // Presentation screen 
 puts_COM0("\n\n\n*************************************
**********\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\tBabak's Current+Voltage Regulated 
VSI\nFIIB2kW\tPhase-legs A-B\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\tCode Version: " ); puts_COM0(VER_STRING 
", " __DATE__); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\n\n\tRMIT University - Power & Energy 
Group"); 
 while(while_counter > 1) while_counter--; 
  
 /* soft charge delay */ 
 // Charge for 10 seconds (bus time constant tau = 
4230e-6 * 2e3 = 8.6sec) 
 SOFT_RELAY_ON(); 
 puts_COM0("\n\nCharging DC bus - -- seconds 
remaining"); 
 { 
  i = 1; 
 
  while (i>0) 
  { 
   while (time.flag.sec == 0); 
   puts_COM0("\rCharging DC bus - "); 
putu(i-1); putchar_COM0(' '); 
    
   time.flag.sec = 0; 
   i--; 
  } 
 } 
 puts_COM0("\rDC bus charged                                     
"); 
 MAIN_RELAY_ON(); 
 SOFT_RELAY_OFF(); 
  
 // initialize grab functionality 
 GrabInit(); 
 // initialise flash RAM 
 sf_init(); 
 sf_set_protect(SF_UNPROTECT); 
  
     puts_COM0("\n"); 
  
  
 
 
/* 
void main_loop(void) 
*/ 
 for(;;) 
 { 
  if (time.flag.msec != 0) // millisecond events 
  { 
   time.flag.msec = 0; 
   vsi_state_machine(); 
   digin_buttons(); //process button press 
  } 
  else if (time.flag.sec0_1 != 0) // tenth of 
second events 
  { 
   time.flag.sec0_1 = 0; 
   com_keyboard(); // process keypresses 
    
   // grab show 
   if(GrabShowTrigger() && grab_counter < 
GRAB_LENGTH){ 
    GrabDisplay(grab_counter);  
   
    grab_counter++; 
   } 
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   else if(GrabShowTrigger() && grab_counter 
== GRAB_LENGTH){ 
    GrabStop(); 
    grab_counter = 0xFFFF; 
     
   }    
  } 
  else if (time.flag.sec != 0) // one second 
events 
  { 
   time.flag.sec = 0; 
   com_display(1); // trigger new one second 
display 
  } 
  else // low priority events 
  { 
   com_display(0); // continue one second 
display 
  } 
 } /* end for(;;) */ 
 
// System should never get here! 
 
} /* end main */ 
 
 
/** 
 
Displays operating info out COM port 0. 
 
\ 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void com_display(Uint16 mode) 
{ 
 static Uint16 display_state = 0xFFFF; 
 int16 
  fault_state = 0; 
   
 if(GrabShowTrigger()) return;    
 
 if (mode == 1) 
  display_state = 0; 
 else 
  display_state++; 
 
 switch (display_state) 
 { 
  case 0: 
   fault_state = vsi_get_status(); 
   puts_COM0("\n"); 
   if (fault_state == -1) 
   { 
    puts("F:"); 
    putxx(vsi_get_faults()); 
   } 
   else 
   { 
    puts(vsi_mode[vsi_get_mode()]); 
   } 
   puts(" "); 
   break; 
   
  case 1: 
   { 
    if(!closed_loop)   
         
      puts_COM0("x "); 
    else if(!V_ctrl_en && closed_loop)
        
 puts_COM0("c "); 
    else if(V_ctrl_en && !Droop_en && 
closed_loop)   puts_COM0("v "); 
    else if(V_ctrl_en && Droop_en && 
closed_loop)    puts_COM0("dr ");  
  
   } 
   break;    
  case 2: 
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   { 
    if(closed_loop) 
    { 
    puts_COM0("Iref:"); 
    putdbl((double)i_ref_pk/78,1); 
puts_COM0("Apk "); 
    } 
    else 
    { 
    puts_COM0("ModDepth:"); 
   
 putdbl((double)serial_duty_cycle,0); puts("% "); 
    } 
   } 
   break; 
  case 3: 
   { 
    puts_COM0("Sync:"); 
    if(sync) puts("ON "); 
    if(!sync) puts("OFF "); 
   }  
   break;  
  case 4: 
     { 
          puts_COM0("Freq:"); 
//          putdbl((double)serial_f_freq/10.0,1); puts("Hz 
"); 
         putdbl((double)f_pll/64.0,2); puts("Hz "); 
        } 
   break; 
  case 5: 
   { 
    puts_COM0("vDG:"); 
    putdbl((double)V_ratio,0); puts("% 
"); 
   } 
   break; 
  case 6: 
   { 
//    puts_COM0("Vnom:"); 
    puts_COM0("@"); 
    putdbl((double)V_nom_pk,0); 
puts("Vpk "); 
   } 
   break; 
 
  case 7: 
     { 
          puts_COM0("P:"); 
          putdbl((double)P_pll,0); puts("W "); 
        }       
 
   break; 
  case 8: 
     { 
          puts_COM0("Q:"); 
          putdbl((double)Q_pll,0); puts("VAR "); 
        }        
   break;    
 
//   { 
//    puts_COM0("ref_rate:"); 
//   
 putdbl((double)(2*SW_FREQ/update_count/1000),1); 
puts("kHz "); 
//   } 
 
  case 9: 
   { 
    puts_COM0("Vdc:"); 
    putdbl((double)Vdc_bus/6.7,0); 
puts("V "); //7.33 
   } 
   break; 
  case 10: 
   { 
    puts_COM0("m:"); 
    putdbl((double)m_droop/512,3); 
puts(" "); 
   } 
   break;     
  case 11: 
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   { 
    puts_COM0("fPR:"); 
   
 putdbl((double)w_pr/64/2/3.1415926536,2); puts(" "); 
   } 
   break;  
 
 
 
  case 12: 
   puts("\r"); 
   break;   
   
  default: 
   display_state = 0xF000; 
 } 
} /* end com_display */ 
 
/** 
 
Processes keyboard inputs. 
 
The acceptable key presses are: 
i/I - Increase duty cycle (slow/fast) 
m/M - Decrease duty cycle (slow/fast) 
l/L - Increase fundemental (slow/fast) 
j/J - Decrease fundemental (slow/fast) 
u/U - Increase phase shift (slow/fast) 
n/N - Decrease phase shift (slow/fast) 
> - Increase switching frequency (must be Stopped) 
< - Decrease switching frequency (must be Stopped) 
e - Enable/Start switching 
d - Disable/Stop switching 
A - Change mode (must be Stopped) 
\ 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void com_keyboard(void) 
{ 
 char 
  c; 
 
 if (kbhit_COM0()) 
 { 
  c = getc_COM0(); 
  switch (c) 
  { 
   case '?': 
    puts_COM0("\nHelp:\n"); 
    display_help(); 
    break; 
 
   // Enable VSI 
   case 'e': 
    { 
    vsi_enable(); 
    puts_COM0("\nEnable"); 
    vsi_enable_init(); 
//    vsi_pll_reset(); 
    } 
    break; 
   // Disable VSI 
   case 'd': 
    vsi_disable(); 
    puts_COM0("\nDisable"); 
    serial_duty_cycle = 0; 
   
 vsi_duty_cycle_set(serial_duty_cycle); 
    break; 
     
     
   // Grab data  
   case 'g': /* grab interrupt data */ 
    GrabClear(); 
    GrabStart(); 
    GrabRun(); 
//    grab_counter = 0xFFFF;  
   
//    GrabShow(); 
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    break; 
   case 'h': 
    grab_counter = 0xFFFF;  
   
    GrabShow(); 
    break; 
   case 'f': 
    GrabClear(); 
    break; 
     
     
   // Change modulation depth 
   case 'm': 
   { 
    serial_duty_cycle += 5; 
   
 vsi_duty_cycle_set(serial_duty_cycle); 
   } 
   break; 
   case 'M': 
   { 
    serial_duty_cycle += 1;  
   
 vsi_duty_cycle_set(serial_duty_cycle); 
   } 
   break; 
   case 'n': 
   { 
    if (serial_duty_cycle >= 5) 
serial_duty_cycle -= 5; 
   
 vsi_duty_cycle_set(serial_duty_cycle); 
   } 
   break; 
   case 'N': 
   { 
    if (serial_duty_cycle >= 1) 
serial_duty_cycle -= 1; 
   
 vsi_duty_cycle_set(serial_duty_cycle); 
   } 
   break; 
     
     
     
     
     
   // Iref Step Change 
   case 'q': /* 1.0A Step Up */ 
    { 
    i_ref_step_request = 10; 
    GrabClear(); 
    GrabStart(); 
    GrabRun(); 
    } 
    break; 
   case 'Q': /* 0.1A Step Up */ 
    i_ref_step_request = 1; 
    break; 
   case 'a': /* 1.0A Step Down */ 
    i_ref_step_request = -10; 
    break; 
   case 'A': /* 0.1A Step Down */ 
    i_ref_step_request = -1; 
    break;     
      
   //zx_offset adjustment  
    case '0': 
      zx_offset += 100000000; 
    break; 
    case '9': 
      zx_offset -= 100000000; 
     break; 
     case ')': 
      zx_offset += 10000000; 
     break; 
     case '(': 
      zx_offset -= 10000000; 
     break;      
 
   //phase_i_ref_offset adjustment  
    case ']': 
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      phase_i_ref_offset += 100000000; 
    break; 
    case '[': 
      phase_i_ref_offset -= 100000000; 
     break; 
    case '}': 
      phase_i_ref_offset += 10000000; 
     break; 
    case '{': 
      phase_i_ref_offset -= 10000000; 
     break;      
 
   
   
   //update_count for current reference  
    case 'l': 
      current_update_count += 1; 
    break; 
    case 'k': 
      current_update_count -= 1; 
   break; 
   case 'L': 
      current_update_count += 10; 
   break; 
   case 'K': 
      current_update_count -= 10; 
    break;      
 
 
   //m_droop for current reference  
    case '.': 
      m_droop += 1; 
    break; 
    case ',': 
      m_droop -= 1; 
   break; 
    
   
   // Change fundemental frequency 
  case 'o': 
        { 
          serial_f_freq += 1; vsi_ff_set(serial_f_freq); 
      } 
      break; 
  case 'i': 
       { 
         serial_f_freq -= 1; vsi_ff_set(serial_f_freq); 
        } 
      break; 
      
      
      
    // Select Operating Mode 
       case 'v': 
        { 
         V_ctrl_en = 1; 
         Droop_en = 0; 
         closed_loop = 1; 
         puts_COM0("\n\nVoltage_Regulation ON"); 
        }          
        break; 
       case 'c': 
        { 
         V_ctrl_en = 0; 
         Droop_en = 0; 
         closed_loop = 1; 
         puts_COM0("\n\nVoltage_Regulation 
OFF\nCurrent_Regulation ON"); 
        }  
        break; 
       case 'r': 
        { 
         V_ctrl_en = 1; 
         Droop_en = 1; 
         closed_loop = 1; 
         puts_COM0("\n\nDroop ON"); 
        }  
        break; 
       case 't': 
        { 
         V_ctrl_en = 1; 
         Droop_en = 0; 
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         closed_loop = 1; 
         puts_COM0("\n\nDroop OFF"); 
        } 
        break; 
     case 's': 
        { 
         if(!sync) 
          { 
           sync = 1; 
           puts_COM0("\n\nSync ON"); 
          break; 
          } 
         if(sync) 
          { 
           sync = 0; 
           puts_COM0("\n\n50Hz - Sync 
OFF"); 
          break; 
          } 
        } 
        break; 
       case 'x': 
        { 
         V_ctrl_en = 0; 
         Droop_en = 0; 
         closed_loop = 0; 
         sync = 0; 
 
         puts_COM0("\n\nOpen Loop Modulation"); 
        } 
        break; 
     
    // V_nom_pk 
   case 'u': 
    V_nom_pk += 5; 
    break; 
   case 'y': 
    V_nom_pk -= 5; 
    break;   
    
   // Reset PLL 
   case 'p': 
    vsi_pll_reset(); 
    break; 
    
    case 'z': 
       { 
        if(!freq_rstr_en) 
         { 
          freq_rstr_en = 1; 
          puts_COM0("\n\nFREQUENCY 
RESTORATION ON"); 
         break; 
         } 
        if(freq_rstr_en) 
         { 
          freq_rstr_en = 0; 
          puts_COM0("\n\nFREQUENCY 
RESTORATION OFF"); 
         break; 
         } 
       } 
       break;   
 
   case '>': 
    w_pr_tweak += 1; 
    break; 
   case '<': 
    w_pr_tweak -= 1; 
    break;   
  
  
  
    
   } 
 } 
} /* end com_keyboard */ 
 
/** 
Displays help menu 
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\par History: 
\li 15/04/11 SP - Creation 
 
*/ 
void display_help(void) 
{ 
 Uint32 while_counter = 0; 
  
 puts_COM0("\n\ti/I - Increase duty cycle 
(slow/fast)\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\tm/M - Decrease duty cycle 
(slow/fast)\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\tl/L - Increase fundemental 
(slow/fast)\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\tj/J - Decrease fundemental 
(slow/fast)\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\tu/U - Increase phase shift 
(slow/fast)\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\tn/N - Decrease phase shift 
(slow/fast)\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\ty/Y - Increase phase angle 
(slow/fast)\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\tb/B - Decrease phase angle 
(slow/fast)\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\t./> - Increase switching frequency (must 
be Stopped)\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\t,/< - Decrease switching frequency (must 
be Stopped)\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\n\te - Enable/Start switching\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\td - Disable/Stop switching\n"); 
 while(while_counter > 1) while_counter--; 
 puts_COM0("\tq/Q - Step up the output current 
reference Iref (+0.5A/+1.0A)\n"); 
 while(while_counter < 250000) while_counter++; 
 puts_COM0("\ta/A - Step down the output current 
reference Iref (-0.5A/-1.0A)\n"); 
 while(while_counter > 1) while_counter--; 
  
} 
 
/** 
Case statement to select operating mode 
 
 
 
\par History: 
\li 15/04/11 SP - Creation 
 
*/ 
 
/** 
Case statement to easily print current operating mode 
 
 
 
\par History: 
\li 15/04/11 SP - Creation 
 
*/ 
 
/** 
Check the status of the push buttons and react accordingly 
 
 
 
\par History: 
\li 18/04/11 SP - Created 
 
*/ 
void digin_buttons(void) 
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{ 
 if(!IS_DIGIN1()) // Stop button pressed 
  { 
   vsi_disable(); 
   puts_COM0("\nDisable"); 
  } 
 else if(IS_DIGIN2()) // Go button pressed 
  { 
  vsi_enable(); 
  puts_COM0("\nEnable"); 
  vsi_enable_init(); 
  vsi_pll_reset(); 
  } 
} 
 
/** 
Ensures Watchdog timers are initialized to zero. 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void InitWDTimers(void) 
{ 
 Uint16 i; 
 
 for (i=0;i<WD_TIMER_MAX;i++) 
 { 
  wd_timer[i] = 0; 
 } 
} /* end InitWDTimers */ 
 
/** 
Initiallises grab variables to 0 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void GrabInit(void) 
{ 
 Uint16 
  i,j; 
 
 for (i=0; i<GRAB_LENGTH; i++) 
 { 
  for (j=0; j<GRAB_WIDTH; j++) 
  { 
   grab_array[i][j] = 0; 
  } 
 } 
 GrabClear(); 
} 
 
/** 
Presents grabbed data to COM0 
 
call with index == 0xFFFF for title line 
else index = 0..GRAB_LENGTH-1 for data 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void GrabDisplay(int16 index) 
{ 
 Uint16 
  i; 
       
 if (index == 0xFFFF) 
 { 
  puts_COM0("\nindex");  
   
  for (i=0; i<GRAB_WIDTH; i++) 
  { 
   puts_COM0("\tg"); 
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   putd(i); 
  }    
     
 } 
 else 
 { 
  putd(index);   
   
  puts_COM0("\t"); 
       
  for (i=0; i<GRAB_WIDTH; i++) 
  { 
   #ifdef GRAB_LONG 
   putl(grab_array[index][i]); 
   #endif 
   #ifdef GRAB_DOUBLE 
   putdbl(grab_array[index][i],2); 
   #endif    
   puts_COM0("\t");     
  } 
 } 
 puts_COM0("\n"); 
} 
 
/** 
 
Treats millisecond CPU timer interrupt. 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_cpu_timer0, "ramfuncs"); 
#endif 
interrupt void isr_cpu_timer0(void) 
{ 
 static Uint16 
  i_count = 0, 
  ii; 
 
 /* WatchDog countdown */ 
 for (ii=0; ii<WD_TIMER_MAX; ii++) 
 { 
  if (wd_timer[ii] > 0) 
   wd_timer[ii]--; 
 } 
  
 /* 100ms counter */ 
 i_count++; 
 if (i_count >= 100) 
 { 
  i_count = 0; 
  time.flag.sec0_1 = 1; 
 } 
  
 time.flag.msec = 1;  
  
 /* second counter */ 
 time.count_msec++; 
 if (time.count_msec >= 1000) 
 { 
  time.count_msec = 0; 
  time.flag.sec = 1; 
 } 
 
 // Acknowledge this interrupt to receive more 
interrupts from group 1 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
  
} /* end isr_cpu_timer0 */ 
B.3. Foreground Routines – Header File 
// vsi.h (Foreground H-File) 
 
/** @name Control limit definitions */ 
//@{ 
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#define DUTY_CYCLE_MAX  (int16)(100*100) 
 ///< maximum duty cycle in 1/100ths 
#define DUTY_CYCLE_MIN  (int16)(0*100)  
 ///< minimum duty cycle in 1/100ths 
#define MOD_DEPTH_MAX   (int16)(150*100)
 ///< maximum mod depth in 1/100ths 
#define MOD_DEPTH_MIN   (int16)(0*100)
 ///< minimum mod depth in 1/100ths 
 
#define F_FREQ_MAX   (int16)(80)  
 ///< maximum fund freq in 1/10ths 
#define F_FREQ_MIN   (int16)(10)  
 ///< minimum fund freq in 1/10ths 
#define DEFAULT_F_FREQ (int16)(50*10)  ///< 
default fundamental frequency in Hz 
 
#define SW_FREQ_MAX    10000  ///< 
maximum switching freq in Hz 
#define SW_FREQ_MIN    500  ///< 
minimum switching freq in Hz 
#define DEFAULT_SW_FREQ  2000  ///< switching 
freq in Hz 
 
#define PHASE_SHIFT_MAX (int16)(90*10)  ///< maximum 
phase shift in 1/10th of degree 
#define PHASE_SHIFT_MIN (int16)(-90*10) ///< minimum phase 
shift in 1/10th of degree 
 
#define PHASE_ANGLE_MAX 359 ///< Degrees 
#define PHASE_ANGLE_MIN 0 ///< Degrees 
//@} 
 
/** @name Voltage and current fault limits */ 
//@{ 
#define ANALOG_OVERVOLT_LEVEL    
 3000 ///< ~400V @ 7.33 counts per volt (allowance for 
offset and tollerance) 
#define ANALOG_OVERCURRENT_LEVEL_AC  1000 //800 
///< ~10A @ 78 counts per amp (allowance for offset) 
#define ANALOG_OVERCURRENT_LEVEL_DC  920 //490 ///< ~10A @ 
46 counts per amp (allowance for offset) 
//@} 
 
/** @name VSI operating modes */ 
//@{ 
#define VSI_MODE_STOP   0  
 ///< VSI in "stop" state 
#define VSI_MODE_INIT   1  
 ///< VSI in "init" state 
#define VSI_MODE_INPUT_CHARGE 2   ///< VSI 
in "input charge" state 
#define VSI_MODE_RAMP   3  
 ///< VSI in "ramp" state 
#define VSI_MODE_RUN   4  
 ///< VSI in "run" State 
#define VSI_MODE_FAULT   5  
 ///< VSI in "fault" state 
//@} 
 
/** @name Fault codes */ 
//@{ 
#define FAULT_SPARE2  0x0001 ///< 
#define FAULT_SPARE3  0x0002 ///< 
#define FAULT_HW_OC_VSI  0x0004 ///< hardware VSI 
over current trip 
#define FAULT_SW_OC_VSI  0x0008 ///< software AC over 
current trip 
#define FAULT_SW_OV_VSI   0x0010 ///< software 
DC bus over voltage trip 
#define FAULT_SW_UV   0x0020 ///< software DC bus 
under voltage trip 
#define FAULT_HW_OV_VSI  0x0040 ///< hardware DC bus 
over voltage trip 
#define FAULT_SPARE1  0x0080 ///< 
#define FAULT_VSI_PDPINT 0x0100 ///< hardware VSI gate 
fault trip 
#define FAULT_SPARE4  0x0200 ///< 
#define FAULT_SW_OL   0x0400 ///< software input 
current overload trip 
#define FAULT_START   0x0800 ///< start up process 
took too long 
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#define FAULT_OVERTEMP  0x1000 ///< heatsink 
overtemperature trip 
#define FAULT_EARTH   0x2000 ///< earth leakage 
detection trip 
#define FAULT_VAC_UV  0x4000 ///< output voltage 
too low 
#define FAULT_CHARGE  0x8000 ///< soft charge 
failed 
//@} 
 
/// VSI state machine 
void vsi_state_machine(void); 
 
/// Gets all faults detected since last clear 
Uint16 vsi_get_faults(void); 
 
/// Checks for faults (returns 0 for stopped, 1 for running, 
-1 for faulted) 
int16 vsi_get_status(void); 
 
/// Returns the operating mode of the vsi state machine 
Uint16 vsi_get_mode(void); 
 
/// Returns switching frequency of VSI 
double vsi_get_fsw(void); 
 
/// Sets the output modulation depth in 1/100ths of a percent 
void vsi_duty_cycle_set(Uint16 m); 
 
/// Sets the fundamental frequency in 1/10ths of a Hz 
void vsi_ff_set(Uint16 f); 
 
/// Sets the switching frequency in Hz 
void vsi_fsw_set(Uint16 f); 
 
/// Sets the pssw phase shift in 1/10th of a deg 
void vsi_phase_shift_set(int16 ps); 
 
/// Sets the phase angle in deg (for phase angle control) 
void vsi_phase_angle_set(Uint16 pa); 
 
/// Applies a step change in the Current Reference Iref 
void vsi_i_ref_step(int step); 
 
/// Shows if a reference step change is requested 
void i_ref_step_request_set(int step_request); 
 
/// Disables switching 
void vsi_disable(void); 
 
/// Enables switching 
void vsi_enable(void); 
 
/// Initialises variables 
void vsi_enable_init(void); 
 
/// Reset PLL 
void vsi_pll_reset(void); 
 
/// Attemps to clear PDP faults 
void vsi_clear_pdp_fault(void); 
 
 
 
/* ============================================== 
Exported_Variables 
=============================================== */ 
 
extern Uint16 
 ZX_seen, 
 in_sync, 
 ZX_in_sync, 
 ZX_state, 
 ZX_count, 
 ZX_cycles, 
 ZX_sum; 
 
extern Uint32 
 phase_step; 
 
extern int16 
 ZX_time; 
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extern int32 
 zx_offset, 
 ZX_time_phase, 
 ZX_phase_scale, 
 ZX_phase_err, 
 ZX_err_sum; 
B.4. Foreground Routines – C Source File 
// vsi.c (Foreground C-File) 
 
// compiler standard include files 
#include <math.h> 
 
// processor standard include files 
#include <DSP281x_Device.h> 
#include <bios0.h> 
 
// board standard include files 
#include <lib_da2810.h> 
#include <lib_e13.h> 
 
// common project include files 
#include "lib_4041.h" 
 
// local include files 
#include "conio.h" 
#include "main.h" 
#include "vsi.h" 
 
 
/* ===================================================== 
void __Definitions(void) 
====================================================== */ 
 
#define VSI_NO_1 
 
// nominal definitions 
//#define __SQRT2   
 1.4142135623730950488016887242097 
//#define __PI    
 3.1415926535897932384626433832795 
//#define __PI_2    1.570796326794897 
#define __SQRT2     1.4142135624 
#define __PI      3.1415926536 
#define __PI_2     1.5707963268 
#define __PI_FIXED   3217 // <<10 
#define __PI_2_FIXED  1608 //<<10 
#define DEG2RAD     0.0175 //573 
// <<16 
 
// phase definitions 
#define __120DEG   1431655765 
#define __60DEG    715827883 
#define __30DEG    357913941 
 
#define sgn(_x_)   ((_x_ < 0)?-1:1) 
 
/*============= 
void __Parameters() 
=============*/ 
#define VDC        
 370 //400 // Volts 
#define V_NOM_pk      300 
//325 //187 for grid with step down transformer 
#define I_NOM       7
  // rated AC current in Arms 
#define I_INIT_pk      1 
#define I_MAX_pk      11 
#define FREQ_NOM      50.0 
 ///< fundamental freq in Hz 
#define SW_FREQ      
 10000.0   ///< switching freq in Hz 
 
//#define L_f       
 0.004 //0.029  // Henris 
#ifdef VSI_NO_1 
 #define L_f       
 0.005077 
Appendix B. DSP Source Code for the Experimental System 
196 
#endif 
#ifdef VSI_NO_2 
 #define L_f       
 0.00612 
#endif 
 
#define C_f        
 0.000005 
#define C_f_inverse     (int32)(1/C_f) 
 
 
#define CURRENT_UPDATE_FREQ  1000 //Hz 
#define CURRENT_UPDATE_COUNT
 (Uint32)(FINT_VSI/CURRENT_UPDATE_FREQ) //20 = 1kHz 
#define FREQ_RSTR_RATE    1.0 //seconds 
     
#define FREQ_RSTR_COUNT   
 (Uint32)(FINT_VSI*FREQ_RSTR_RATE) 
#define I_NOM_pk      
 (int)(I_AC_SCALE*__SQRT2*I_NOM)  // 78 counts = 1 Amp 
pk   
 
#define W_NOM_DOUBLE    
 (FREQ_NOM*2.0*__PI) 
#define W_NOM       
 (int32)(321699) //<<10 
#define W_NOM_SQR      
 (int32)(W_NOM_DOUBLE*W_NOM_DOUBLE) //98696.00294464 
 
 
#define PHASE_MARGIN    80 //50 - 80// 
degrees 
#define T_DELAY      
 (1.5/FINT_VSI) 
#define W_C        
 ((__PI_2 - (PHASE_MARGIN*DEG2RAD))/T_DELAY) 
//#define OMEGA_C_DOUBLE    
 ((__PI_2-(40*__PI/180.0))/(0.75/SW_FREQ)) 
 
// controller system definitions 
#define Kp_VSI      
 (int32)(((W_C*L_f*512)/VDC)) // <<9 
#define Ki_VSI      
 (int32)(W_C/10) // 
 
#define M_DROOP      
 (Uint32)(0.02*512)//(0.02*512) //current droop gain 
 
 
 
 
 
// switching freq definitions (make PERIOD even so that 
PERIOD_2 is an integer) 
#define CLOCK_DIV_HIGH   4 
#define CLOCK_DIV_LOW    128 
#define PERIOD_2     
 ((Uint16)((HSPCLK/SW_FREQ)/4.0)) 
#define PERIOD      
 (Uint16)(2*PERIOD_2) 
#define FSW_VSI      
 (HSPCLK/2.0/PERIOD) 
#define FINT_VSI     
 (2.0*SW_FREQ) 
 
/** @name ADC averaging time */ 
//@{ 
#define ADC_CAL_TIME    0.5 ///< ADC 
calculation time (seconds) 
#define ADC_COUNT_CAL   
 (Uint16)(ADC_CAL_TIME * FINT_VSI) 
//@} 
 
/// boot ROM sine table peak magnitude for VSI 
#define ROM_TABLE_PEAK   16384 
 
/** @name VSI definitions */ 
//@{ 
#define MIN_VSI_TIME     1200e-9 
#define MIN_VSI_COUNT_HIGH  HSPCLK*MIN_VSI_TIME 
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#define MIN_VSI_COUNT_LOW  
 HSPCLK*MIN_VSI_TIME/CLOCK_DIV_LOW 
#define T_X_MAX       
 (int16)(PERIOD_2-MIN_VSI_COUNT_HIGH) 
#define MOD_SIGNAL_MAX    
 (Uint16)(PERIOD-MIN_VSI_COUNT_HIGH) 
#define POS_SAT         1 
#define NEG_SAT       
 -1 
#define NOT_SAT       
 0 
//@} 
 
/// the phase is scaled so that one fundamental is 2^32 
counts 
#define PHASE_STEP_SC  
 (65536.0*65536.0/FINT_VSI) 
#define PHASE_STEP   
 (Uint32)(PHASE_STEP_SC*FREQ_NOM) 
 
 
// SCALES 
#define I_AC_SCALE 78 
//#define V_AC_SCALE ADC_VAC_SC = 0.333 
#define FREQ_PLL_SCALE 64 
 
 
 
 
 
 
 
/* * * * * * * * * * * * * * * ** * * * * * * * * */ 
/* Zero crossing states */ 
#define ZX_LOST   0 ///< No idea of anything 
#define ZX_EST   1 ///< Initial fundamental 
frequency estimation 
#define ZX_SYNC   2 ///< nudges the phase to 
stay synchronised 
#define ZX_FREQ   3 ///< nudges the freq 
(phase_step) for persistent err 
#define ZX_LOCK   4 ///< tests to see if 
system is locked into sync 
#define ZX_MISC   5 ///< load levelling 
calculation state 
 
/* Zero crossing constants */ 
/* Sync lost if no ZX in ~3.5 cycles */ 
#define ZX_MAX_COUNT ((Uint16)(3.5*FINT_VSI/FREQ_NOM)) 
// 1050 
#define ZX_CYCLE_AVG 10  /* Number of cycles for 
frequency estimate */ 
#define ZX_SYNC_LIMIT 10  /* Number of cycles in sync 
*/ 
#define ZX_BIG_ERR  (400*65536)  /* ~2.2 degrees */ 
#define ZX_PHASE_ERR (3600*65536) // ~20 degrees - 
maximum sync phase error 
#define ZX_FREQ_ERR  (100*65536)  // Persistent phase 
error for freq change 
#define ZX_FREQ_ERR_BIG (200*65536)  // Persistent phase 
error for freq change 
#define ZX_OFFSET_NEG (-6805*65536) //(-5220*65536) // 
trim phase for +ve phase seq  //changed to NEG, changed value 
to -6805 - B.SH. 
#define ZX_OFFSET_POS (6805*65536) //(5737*65536) // 
trim phase for -ve phase seq  //changed to POS, changed value 
to 6805 - B.SH. 
#define ZX_OFFSET   156958720 
// 270Vpk: 104179200 
// 340Vpk: 156958720 
/* * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
 
 
 
/* ==================================================== 
void __Macros() 
==================================================== */ 
 
/// Macro to instantaneously stop the VSI output stage 
switching 
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#define VSI_FAST_STOP()  { EvaRegs.ACTRA.all = 
0x0000; EvbRegs.ACTRB.all = 0x0000; } 
 
/// Macro to enable the VSI output stage 
/* EVA - PWM1=GCU, PWM2=GCL, PWM3=GDU, PWM4=GDL  
  EVB - PWM7=GAU, PWM8=GAL, PWM9=GBU, PWM10=GBL */ 
//#define VSI_ENABLE_BUCK_HIGH_D() { EvaRegs.ACTRA.all = 
0x0020; EvbRegs.ACTRB.all = 0x0000; } 
//#define VSI_ENABLE_BUCK_LOW_D() { EvaRegs.ACTRA.all = 
0x0080; EvbRegs.ACTRB.all = 0x0000; } 
//#define VSI_ENABLE_3PH()   { EvaRegs.ACTRA.all = 
0x0006; EvbRegs.ACTRB.all = 0x0066; } 
 
//phase legs C-B 
#define VSI_ENABLE_HBRIDGE_CB()  { EvaRegs.ACTRA.all = 
0x0006; EvbRegs.ACTRB.all = 0x0060; } 
//phase legs A-B 
//#define VSI_ENABLE_HBRIDGE_CB()  { EvaRegs.ACTRA.all = 
0x0000; EvbRegs.ACTRB.all = 0x0066; }  
 
 
/// Macro to extract the low 16 bits from a 32 bit number for 
grabbing 
#define LOW16(_val_)  ((int16)(_val_&0x0000FFFF)) 
 
/// Macro to extract the high 16 bits from a 32 bit number 
for grabbing 
#define HIGH16(_val_)  ((int16)(_val_>>16)) 
 
 
 
 
 
 
 
/* ==================================================== 
void __Variables() 
==================================================== */ 
 
 
/// 64 bit integer type 
typedef long long signed int int64; 
 
/// ADC channel type 
/** This structure hold variables relating to a single ADC 
channel. These 
variables are used for filtering, averaging, and scaling of 
this analog 
quantity. */ 
typedef struct 
{ 
 int16 
  raw,    ///< raw ADC result from 
last sampling 
  filt;    ///< decaying average fast 
filter of raw data 
 int32 
  rms_sum,   ///< interrupt level sum of 
data 
  rms_sum_bak,  ///< background copy of sum for 
averaging 
  dc_sum,   ///< interrupt level sum 
  dc_sum_bak;  ///< background copy of sum for 
processing 
 double 
  real;    ///< background averaged and 
scaled measurement 
} type_adc_ch; 
 
/// ADC storage type 
/** This structure holds all the analog channels and some 
related variables 
for the averaging and other processing of the analog inputs. 
*/ 
 
typedef struct 
{ 
 Uint16 
  count_cal,   ///< counter for low speed 
calibration summation 
  count_rms,   ///< counter for full fund. 
period for RMS calculations 
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  count_rms_bak,  ///< background copy of RMS 
counter 
  flag_cal,   ///< flag set to trigger 
background calibration averaging 
  flag_rms;   ///< flag set to trigger 
background RMS averaging 
 type_adc_ch 
  iac_a,     
  iac_b,     
  iac_c,     
  idc, 
  vac1,     
  hvdc1, 
  hvdc2, 
  yHA,    ///< bank A high reference 
  yLA,    ///< bank A low reference 
  yHB,    ///< bank B high reference 
  yLB;    ///< bank B low reference 
} type_adc; 
 
Uint16 
 is_vsi_switching = 0; ///< Set 
  
 
 
/** @name VSI interrupt variables */ 
//@{ 
 
/// Boot ROM sine table starts at 0x003FF000 and has 641 
entries of 32 bit sine 
/// values making up one and a quarter periods (plus one 
entry). For 16 bit 
/// values, use just the high word of the 32 bit entry. Peak 
value is 0x40000000 
int16 
 *sin_table = (int16 *)0x003FF000, // pointer to sine 
table in boot ROM 
 *cos_table = (int16 *)0x003FF100, // pointer to cos 
table in boot ROM 
 phase_offset;   ///< round off amount 
from sine lookup    
int16 
 val_diff, //< interpolation temp variable 
 val_lo, //< interpolation temp variable 
 sin_phase, 
 sin_phase_50Hz, 
 sin_phase_i_ref, 
 sin_phase_vDG; //< interpolated sine table value 
 
Uint16 
 index = 0, 
 index_a = 0, 
 index_vDG = 0;    ///< index 
into sine look-up table (phase >> 7) 
Uint32 
 phase_step = PHASE_STEP, // change in phase angle 
each interrupt 
 phase_i_ref = 0L,    // running 
phase angle  (2^32 == 360degrees) 
 phase_i_ref_offset = 0L, 
 phase_50Hz = 0, 
 phase_vDG = 0, 
 phase_pk_cal = 0, 
 phase_120 = 0;  // plus 120 degrees for 3ph 
calcs 
int16 
 is_phase_i_ref_270 = 0, 
 is_phase_i_ref_90 = 0;  // shows if the phase is near 
90 degrees  
int16 
 phase_shift_i_ref = 0, 
 phase_shift_ref = 0, 
 phase_shift_scaled = 0, 
 t_X_max = T_X_MAX,  ///< maximumm compare load 
value in ticks 
 t_A, t_B, t_C, t_D, Voff,    
 ///< switching times 
 V_Asat = 0, V_Bsat = 0, V_Csat = 0, V_Dsat = 0, 
 V_Asat_prev = 0, V_Bsat_prev = 0, V_Csat_prev = 0; 
Uint16 
 period = PERIOD, 
 period_2 = PERIOD_2, 
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 mod_C = 0, mod_D = 0, mod_A = 0, mod_B = 0, 
 mod_signal_max = MOD_SIGNAL_MAX, 
 vsi_duty_cycle = 0, 
 vsi_duty_cycle_ref = 0, 
 ramped = 0, 
 timer1_dir = 0, timer3_dir = 0; 
int16 
 i_ref = 0, 
 i_ref_pk = I_AC_SCALE*I_INIT_pk, 
 i_a = 0, 
 i_b = 0, 
 i_c = 0, 
 i_vsi = 0, 
 i_ref_step_request = 0; 
int32 
 VSIerror = 0, 
 VSIprop = 0, 
 VSIint_now = 0, 
 VSIint = 0, 
 VSIint1 = 0, 
 VSIint2 = 0, 
 VSIres = 0, 
 VSI_ctrl = 0; 
 
 
int32 
 fint_vsi = FINT_VSI; ///< vsi interrupt frequency 
in Hz 
 
/// @name Measured quantities from the adc 
type_adc 
 adc = 
 { 
  0,   // count_cal 
  0,   // count_rms 
  0,   // count_rms_bak 
  0,   // flag_cal 
  0,   // flag_rms 
  {  0,  // raw 
     0,  // filt 
     0L,  // rms_sum 
     0L,  // rms_sum_bak 
     0L,  // dc_sum 
     0L,  // dc_sum_bak 
     0.0  // real 
     },   // hvdc2 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, 
 }; 
 
// 
/** @name ADC calibration constants */ 
//@{ 
double 
 cal_gain_A,    ///< Calibration Gain for 
Channel A 
 cal_offset_A,    ///< Calibration 
Offset for Channel A 
 cal_gain_B,    ///< Calibration Gain for 
Channel B 
 cal_offset_B;    ///< Calibration 
Offset for Channel B 
 
/// ADC calibration variables 
int16 
 cal_gainA = 1<<14,  ///< calibration gain factor 
for A channel 
 cal_gainB = 1<<14,  ///< calibration gain factor 
for B channel 
 cal_offsetA = 0,  ///< calibration offset for 
A channel 
 cal_offsetB = 0;  ///< calibration offset for 
B channel 
//@} 
 
/** @name Fault variables */ 
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//@{ 
Uint16 
 detected_faults = 0; ///< bits set for faults 
detected (possibly cleared) 
//@} 
 
 
 
 
 
/** @name Zero Crossing Sync Variables */ 
//@{ 
Uint16 
 ZX_seen = 0,  ///< flag set when a zx event is detected 
 in_sync = 0, ///< Flag to indicate that sync is 
achieved 
 ZX_in_sync = 0, ///< > ZX_SYNC_LIMIT means that 
sync has been achieved 
 ZX_state = ZX_LOST, ///< State of the zero crossing 
synch process 
 ZX_count = 0, ///< The number of switching cycles 
between ZX interrupts 
 ZX_count_grab,  ///< for grab code only 
 ZX_cycles = 0, ///< Count of number of ZXs during 
averaging 
 ZX_sum = 0;  ///< Running sum for average 
 
Uint32 
  phase_zx = 0, 
  phase_a_zx = 0, 
  phase_step_zx = PHASE_STEP; 
 
int16 
 ZX_time = 0;  ///< Time of captured ZX in timer 
units 
 
int32 
 ZX_time_phase = 0L, ///< Time of captured ZX in phase 
units 
 zx_offset = ZX_OFFSET, ///< variable offset for tuning 
// zx_offset = 0L, 
 ZX_phase_scale = 0L, ///< Scale factor between timer 
and phase units 
 ZX_phase_err = 0L, ///< Difference in phase units 
(2^16 == 360deg) 
 ZX_err_sum = 0L; ///< Integral for frequency 
control 
//@} 
 
 
 
 
 
Uint16 
 V_ratio = 100, 
 V_nom_pk = V_NOM_pk, 
 vDG_pk = 1000, 
 vDG_pk_prev = 1000; 
int16 
 vDG = 0, 
 vDG_prev = 0, 
 Vdc_bus = 0; 
int32 
 P_t = 0, 
 P_av = 0, 
 P_av_prev = 0, 
 P_cal = 0, 
 P_cal_prev = 0, 
 P_cal_P_t = 0, 
 P_cal_P_prev = 0; 
 
int32 
 w_pr = 0, 
 w_pr_sqr = 0, 
 w_pr_tweak = 0; 
 
 
 
 /* PLL Variables */ 
int32 
 v_in_pll = 0, 
 v_alpha = 0, 
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 v_beta = 0, 
 v_d_pll = 0, 
 v_q_pll = 0, 
 i_in_pll = 0, 
 i_alpha = 0, 
 i_beta = 0; 
int32 
 w_pll = 64*314, 
 w_err_pll = 0, 
 f_pll = 64*50; 
Uint16 
 index_pll; 
Uint32 
 phase_pll = 0, 
 phase_step_pll, 
 theta_pll; 
int16 
 val_lo_pll, 
 val_diff_pll, 
 phase_offset_pll, 
 sin_theta_pll, 
 cos_theta_pll; 
int32 
 lpf_prop, 
 lpf_int; 
int16 
 k_pll = (int16)(1.4*2.0 +0.5),//trade-off between 
settling time and steady state ripple 
 kp_pll = 137*4, 
 ki_pll = 7878/2; 
// k_pll = (int16)(1.4*2.0 +0.5),//trade-off between 
settling time and steady state ripple 
// kp_pll = 137*4, 
// ki_pll = 7878/2; 
 int32 
 P_pll = 0, 
 Q_pll = 0; 
  
  
 
//counters and flags 
Uint32 
 interrupt_counter = 0, 
 current_update_counter = 0, 
 current_update_count = CURRENT_UPDATE_COUNT, 
 freq_rstr_counter = 0, 
 freq_rstr_count = FREQ_RSTR_COUNT, 
 freq_rstr_en = 0, 
 m_droop = M_DROOP, 
 temp = 0, 
 Grab_counter = 0, 
 V_ctrl_en = 0, 
 Droop_en = 0, 
 closed_loop = 1, 
 sync = 0, 
 count_cntrl_f = 0, 
 count_cntrl = 0; 
  
  
  
  
 
/* ======================================================== 
void __Local_Function_Prototypes() 
======================================================== */ 
 
/// pwm interrupt for vsi 
interrupt void isr_pwm(void); 
 
/// PDPINT VSI interrupt 
interrupt void isr_vsi_pdpint(void); 
 
/// XINT1 HV DC Over voltage interrupt 
interrupt void isr_vsi_over_voltage(void); 
 
/// sets up and starts the PWM outputs (VSI) 
void pwm_init(void); 
 
/// resets all counters appropriately 
void pwm_reset(void); 
 
/// sets up the ADC for sampling triggered by PWM 
Appendix B. DSP Source Code for the Experimental System 
203 
void adc_init(void); 
 
/// Calibrates the adc for gain and offset using the 
reference inputs 
void adc_calibrate(void); 
 
 
 
 
/* ====================================================== 
void __State_Machine_Definitions() 
======================================================= */ 
 
/** @name vsi state machine state functions */ 
//@{ 
 
void 
/// initialises the VSI regulator 
 st_vsi_init(void), 
/// waiting for start trigger 
 st_vsi_stop(void), 
/// ramps up the output voltage 
 st_vsi_ramp(void), 
/// maintaining target output voltage 
 st_vsi_run(void), 
/// wait for faults to clear 
 st_vsi_fault(void); 
//@} 
 
/// Current VSI state machine active function 
State_Type 
 vsi_state = 
 { 
  &st_vsi_init, // state function ptr 
  1     // first state 
flag 
 }; 
 
 
 
/* ==================================================== 
void __Exported_VSI_Functions() 
==================================================== */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
State machine 
 
Runs the vsi state routine before checking for background 
status such as 
adc status, fault status, etc. 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
*/ 
void vsi_state_machine(void) 
{ 
 DO_STATE(vsi_state); 
 if (adc.flag_cal != 0) 
 { 
  adc.flag_cal = 0; 
  adc_calibrate(); 
 } 
 
} /* end vsi_state_machine */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Check system status. 
 
\par History: 
\li 22/06/06 PM - initial creation from CPT-W03 push-pull 
code 
 
\returns Status of the System 
\retval 1  system running 
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\retval 0  system stopped 
\retval -1  system faulted 
*/ 
int16 vsi_get_status(void) 
{ 
 if (detected_faults != 0) 
  return -1; 
 else 
  return 1; 
} /* end vsi_get_status */ 
 
 
/* * * * * * * * * * * * * ** * * * * * * * * * * */ 
/** 
Gets all faults detected since last clear. 
 
 
\par History: 
\li 22/06/06 PM - initial creation from CPT-W03 push-pull 
code 
 
\returns the detected faults 
*/ 
Uint16 vsi_get_faults(void) 
{ 
 return detected_faults; 
} /* end vsi_get_faults */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Retrieve present operating mode of vsi state machine. 
 
\par History: 
\li 22/06/06 PM - initial creation from CPT-W03 push-pull 
code 
 
\returns operating mode of vsi state machine 
*/ 
Uint16 vsi_get_mode(void) 
{ 
 Uint16 
  mode; 
 
 if (IS_CURRENT_STATE(vsi_state,st_vsi_run)) 
  mode = VSI_MODE_RUN; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_stop)) 
  mode = VSI_MODE_STOP; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_init)) 
  mode = VSI_MODE_INIT; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_ramp)) 
  mode = VSI_MODE_RAMP; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_fault)) 
  mode = VSI_MODE_FAULT; 
 else 
  mode = VSI_MODE_FAULT; 
 
 return mode; 
} /* end vsi_get_mode */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Clear the detected gate drive faults. 
 
\par History: 
\li 22/06/06 PM - initial creation from CPT-W03 push-pull 
code 
\li 18/04/11 SP - altered for E13 platorm and 2 PDP sources 
*/ 
void vsi_clear_pdp_fault(void) 
{ 
 Uint16 
  delay = 1000; 
 
 if (detected_faults & FAULT_VSI_PDPINT) 
 { 
  RESET_GATES(); 
  while (delay) 
   delay--; 
  ENABLE_GATES(); 
  delay = 1000; 
  while (delay) 
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   delay--; 
  EvaRegs.ACTRA.all = 0; 
  EvbRegs.ACTRB.all = 0; 
  EvbRegs.COMCONB.all = 0; 
  EvbRegs.COMCONB.all = 0xAA00; 
  EvaRegs.COMCONA.all = 0; 
  EvaRegs.COMCONA.all = 0xAA00; 
 } 
 if( (EvbRegs.COMCONB.bit.PDPINTBSTATUS == 
1)&(EvaRegs.COMCONA.bit.PDPINTASTATUS == 1) ) 
 { 
  detected_faults &= ~FAULT_VSI_PDPINT; 
 } 
} /* end vsi_clear_pdp_fault */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the output modulation depth in 1/100ths of a percent. 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
\param[in] m Modulation depth 
*/ 
void vsi_duty_cycle_set(Uint16 m) 
{ 
  vsi_duty_cycle = m; 
} /* end vsi_duty_cycle_set */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Set the fundamental frequency in 1/10ths of a Hz 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
 
\param[in] f fundamental frequency 
*/ 
void vsi_ff_set(Uint16 f) 
{ 
 // automatic load of new phase_step 
 phase_step = (Uint32)( 
(double)f/10.0*65536.0*65536.0/FINT_VSI + 0.5 ); 
} /* end vsi_ff_set */ 
 
 
 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Applies a step change in the Current Reference Iref 
 
 
\par History: 
\li 21/12/11 BS -  
 
\param[in] step reference ac current magnitude increase 
*/ 
void vsi_i_ref_step(int step) 
{ 
 i_ref_pk += ((I_AC_SCALE*step)/10); 
  
 if (i_ref_pk < 0) 
  i_ref_pk = 0; 
   
 i_ref_step_request = 0; 
} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Shows if a reference step change is requested 
 
 
\par History: 
Appendix B. DSP Source Code for the Experimental System 
206 
\li 21/12/11 BS -  
 
\param[in] step_request reference step change request 
magnitude level 
*/ 
  
 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Enable VSI ramping 
 
\par History: 
\li 14/08/09  PM - Initial Creation 
*/ 
void vsi_enable(void) 
{ 
 is_vsi_switching = 1; 
} /* vsi_enable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Disable VSI ramping 
 
\par History: 
\li 14/08/09  PM - Initial Creation 
*/ 
void vsi_disable(void) 
{ 
 is_vsi_switching = 0; 
 
} /* vsi_disable */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Initalise VSI start 
 
*/ 
void vsi_enable_init(void) 
{ 
 VSIint = 0; 
 VSIint1 = 0; 
 VSIint2 = 0; 
 V_ratio = 100; 
 GrabClear(); 
 GrabStart(); 
 GrabRun(); 
 phase_a_zx = 0; 
 i_ref_pk = I_AC_SCALE*I_INIT_pk; 
 phase_i_ref = phase_vDG; 
 phase_50Hz = phase_vDG; 
 v_alpha = 0; 
 v_beta = 0; 
 i_alpha = 0; 
 i_beta = 0; 
 v_d_pll = 0; 
 v_q_pll = 0; 
// phase_pll = 0; 
 f_pll = 64*50; 
 w_err_pll = 0; 
 lpf_int = 0; 
 
 count_cntrl = 0; 
 count_cntrl_f = 0; 
// V_ctrl_en = 0; 
 Droop_en = 0; 
  
} /* vsi_enable_init */ 
 
 
void vsi_pll_reset(void) 
{ 
// phase_i_ref = phase_vDG; 
// phase_50Hz = phase_vDG; 
 v_alpha = 0; 
 v_beta = 0; 
 i_alpha = 0; 
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 i_beta = 0; 
 v_d_pll = 0; 
 v_q_pll = 0; 
// phase_pll = 0; 
 f_pll = 64*50; 
 w_err_pll = 0; 
 lpf_int = 0; 
  
} /* vsi_pll_reset */ 
 
 
 
/* =================================================== 
void Interrupts() 
=================================================== */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
PWM interrupt is triggered by completion of the ADC 
conversion. 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_pwm, "ramfuncs"); 
#endif 
 
interrupt void isr_pwm(void) 
{ 
  
 interrupt_counter++; 
 current_update_counter++; 
  
 /* Timing pin ON - T3PWM */ 
// SET_TP10(); 
 
 /* Find out the direction which the timers are going 
*/ 
 //1 = PWM carrier is currently rising (underflow 
interrupt) 
 //0 = PWM carrier is currently falling (period 
interrupt) 
 timer1_dir = EvaRegs.GPTCONA.bit.T1STAT; 
 timer3_dir = EvbRegs.GPTCONB.bit.T3STAT; 
  
 /* Debug toggle bits */ 
 //Toggle bit on timer direction 
// if(timer1_dir) 
//  SET_TP13(); 
// else 
//  CLEAR_TP13(); 
 //Toggle bit on grabbing data 
// if (GrabRunning()) 
//  CLEAR_TP13(); 
// else 
//  SET_TP13(); 
 
  
/* ================================================== 
void isr_pwm_ADC_calculations() 
=================================================== */ 
  
  
 // vDG1 
 adc.vac1.raw = (AdcRegs.ADCRESULT5>>4); 
 adc.vac1.raw = (int16)( 
((int32)adc.vac1.raw*(int32)cal_gainB) >> 14)   - 
cal_offsetB - ADC_VAC_OFFSET + 12; 
 vDG_prev = vDG; 
 vDG = adc.vac1.raw;    
 
 // hvdc1 (store ADC results from previous cycle) 
 adc.hvdc1.raw = (AdcRegs.ADCRESULT7>>4); 
 // hvdc1 (gain correction factor) 
 adc.hvdc1.raw = (int16)( 
((int32)adc.hvdc1.raw*(int32)cal_gainB) >> 14) - cal_offsetB 
- ADC_VDC_OFFSET; 
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 Vdc_bus = adc.hvdc1.raw; 
  
  // hvdc2 (store ADC results from previous cycle) 
 adc.hvdc2.raw = (AdcRegs.ADCRESULT1>>4); 
 // hvdc2 (gain correction factor) 
 adc.hvdc2.raw = (int16)( 
((int32)adc.hvdc2.raw*(int32)cal_gainB) >> 14) - cal_offsetB 
- ADC_VDC_OFFSET;       
     
 // iac_a (store ADC results from previous cycle)  
 adc.iac_a.raw = (AdcRegs.ADCRESULT0>>4);  
 // iac_a (gain correction factor) 
 adc.iac_a.raw = (int16)( 
((int32)adc.iac_a.raw*(int32)cal_gainA) >> 14) - cal_offsetA 
- ADC_IAC_OFFSET;      
 i_a = adc.iac_a.raw; 
   
 // iac_b (store ADC results from previous cycle)  
 adc.iac_b.raw = (AdcRegs.ADCRESULT2>>4);  
 // iac_b (gain correction factor) 
 adc.iac_b.raw = (int16)( 
((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) - cal_offsetA 
- ADC_IAC_OFFSET; 
  i_b = adc.iac_b.raw; 
// i_b = adc.iac_b.raw + 13; /* has -13 offset +/- 3 
counts */ 
  
 // iac_c (store ADC results from previous cycle)  
 adc.iac_c.raw = (AdcRegs.ADCRESULT4>>4);  
 // iac_c (gain correction factor) 
 adc.iac_c.raw = (int16)( 
((int32)adc.iac_c.raw*(int32)cal_gainA) >> 14) - cal_offsetA 
- ADC_IAC_OFFSET; 
  i_c = adc.iac_c.raw; 
//  i_c = adc.iac_c.raw + 18; /* VSI1 has -18 counts 
offset */ 
//  i_c = adc.iac_c.raw - 14; /* VSI2 has +14 counts 
offset */ 
 
#ifdef VSI_NO_1 
 i_c = adc.iac_c.raw + 18; 
#endif 
#ifdef VSI_NO_2 
 i_c = adc.iac_c.raw - 14; 
#endif 
 
 i_vsi = i_c;    
 
 
 // idc 
 adc.idc.raw = (AdcRegs.ADCRESULT6>>4); 
 // idc (gain correction factor) 
 adc.idc.raw = (int16)( 
((int32)adc.idc.raw*(int32)cal_gainA) >> 14) - cal_offsetA 
- ADC_IDC_OFFSET;      
     
 // calibration from references 
 adc.yHA.dc_sum += (Uint32)(AdcRegs.ADCRESULT12>>4); 
 adc.yLA.dc_sum += (Uint32)(AdcRegs.ADCRESULT14>>4); 
 adc.yHB.dc_sum += (Uint32)(AdcRegs.ADCRESULT13>>4); 
 adc.yLB.dc_sum += (Uint32)(AdcRegs.ADCRESULT15>>4); 
 adc.count_cal++; 
 if (adc.count_cal > ADC_COUNT_CAL) 
 { 
  adc.count_cal = 0; 
  adc.yHA.dc_sum_bak = adc.yHA.dc_sum; 
  adc.yLA.dc_sum_bak = adc.yLA.dc_sum; 
  adc.yHB.dc_sum_bak = adc.yHB.dc_sum; 
  adc.yLB.dc_sum_bak = adc.yLB.dc_sum; 
  adc.yHA.dc_sum = 0; 
  adc.yLA.dc_sum = 0; 
  adc.yHB.dc_sum = 0; 
  adc.yLB.dc_sum = 0; 
  adc.flag_cal = 1; 
 } 
 
 // Reinitialize for next ADC sequence 
 AdcRegs.ADCTRL2.bit.RST_SEQ1 = 1;  // Reset 
SEQ1 
 
 // fast filter ADC results 
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 adc.vac1.filt = (3*adc.vac1.filt + adc.vac1.raw + 
2)>>2; 
 adc.hvdc1.filt = (3*adc.hvdc1.filt + adc.hvdc1.raw + 
2)>>2; 
 adc.hvdc2.filt = (3*adc.hvdc2.filt + adc.hvdc2.raw + 
2)>>2; 
 adc.iac_a.filt = (3*adc.iac_a.filt + adc.iac_a.raw + 
2)>>2; 
 adc.iac_b.filt = (3*adc.iac_b.filt + adc.iac_b.raw + 
2)>>2; 
 adc.iac_c.filt = (3*adc.iac_c.filt + adc.iac_c.raw + 
2)>>2; 
 adc.idc.filt   = (3*adc.idc.filt + adc.idc.raw + 
2)>>2;  
 
 
 
 
 
/* ================================================ 
void isr_pwm_hardware_faults() 
================================================= */ 
 
 // Check overcurrent pins 
// if( GET_IDC_OV_TRIP()||GET_I_OV_TRIP() ) 
  if( GET_I_OV_TRIP() ) 
 { 
  VSI_FAST_STOP(); 
  detected_faults |= FAULT_HW_OC_VSI; 
 } 
 else 
  detected_faults &= ~FAULT_HW_OC_VSI; 
   
 // Check overvoltage pins 
 if( GET_VDC1_OV_TRIP()||GET_VDC3_OV_TRIP() ) 
 { 
  VSI_FAST_STOP(); 
  detected_faults |= FAULT_HW_OV_VSI; 
 } 
 else 
  detected_faults &= ~FAULT_HW_OV_VSI; 
 
/* ================================================= 
void isr_pwm_analog_faults() 
================================================= */ 
 
 // Check overcurrent on analogs 
// if( 
(abs(adc.iac_a.filt)>ANALOG_OVERCURRENT_LEVEL_AC)|| 
//    
(abs(adc.iac_b.filt)>ANALOG_OVERCURRENT_LEVEL_AC)|| 
//    
(abs(adc.iac_c.filt)>ANALOG_OVERCURRENT_LEVEL_AC)|| 
//    
(abs(adc.idc.filt)>ANALOG_OVERCURRENT_LEVEL_DC) )  
 
 if( 
(abs(adc.iac_a.filt)>ANALOG_OVERCURRENT_LEVEL_AC)|| 
    
(abs(adc.iac_b.filt)>ANALOG_OVERCURRENT_LEVEL_AC)|| 
    
(abs(adc.iac_c.filt)>ANALOG_OVERCURRENT_LEVEL_AC) ) 
 { 
  VSI_FAST_STOP(); 
  detected_faults |= FAULT_SW_OC_VSI; 
 } 
 else 
  detected_faults &= ~FAULT_SW_OC_VSI; 
  
 // Check overvoltage on analogs 
 if( (adc.hvdc1.filt>ANALOG_OVERVOLT_LEVEL)|| 
    (adc.hvdc2.filt>ANALOG_OVERVOLT_LEVEL) ) 
 { 
  VSI_FAST_STOP(); 
  detected_faults |= FAULT_SW_OV_VSI; 
 } 
 else 
  detected_faults &= ~FAULT_SW_OV_VSI; 
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/* ====================================================== 
void __ZX() 
====================================================== */ 
// for grid connected enable the VSI_FAST_STOP() 
 if (EvaRegs.CAPFIFOA.bit.CAP1FIFO != 0) 
 { 
  ZX_time = PERIOD - EvaRegs.CAP1FIFO; 
  ZX_seen = 1; 
  EvaRegs.CAPFIFOA.all = 0x0000;  // dump any 
other captured values 
  SET_TP11(); 
 } 
 else  
 { 
  CLEAR_TP11(); 
 } 
  
 ZX_count++; 
 if (ZX_count > ZX_MAX_COUNT)  // Zero 
crossing signal lost 
 { 
//  VSI_FAST_STOP();    // Halt 
modulation 
  in_sync = 0; 
  ZX_state = ZX_LOST;    // 
Restart searching for sync 
  ZX_in_sync = 0; 
  ZX_count = 0; 
 } 
 
 if (ZX_state == ZX_LOST)   // No idea of 
anything: start freq est. 
 { 
  CLEAR_TP12(); 
  in_sync = 0; 
  if (ZX_seen != 0) 
  { 
   ZX_seen = 0; 
   ZX_cycles = 0; 
   ZX_sum = 0; 
   ZX_count = 0; 
   ZX_state = ZX_EST; 
  } 
 } 
 else if (ZX_state == ZX_EST)  // Roughly 
measure period and average 
 { 
  SET_TP12(); 
  if (ZX_seen != 0) 
  { 
   ZX_seen = 0; 
   ZX_cycles++; 
   ZX_sum += ZX_count; 
   ZX_count = 0;   // Reset 
counter 
  } 
  if (ZX_cycles >= ZX_CYCLE_AVG) 
  { 
    
   ZX_sum = ZX_sum/ZX_CYCLE_AVG; 
   phase_step_zx = 
((Uint32)(0xFFFF/ZX_sum))<<16; // Approximate frequency 
   ZX_sum -= ZX_sum/8;   // Also 
use for glitch filter 
   phase_a_zx = phase_step_zx; // 
Within phase_step 
   ZX_state = ZX_MISC;   // 
Calculate ZX_phase_scale first 
  } 
 } 
 else if (ZX_state == ZX_SYNC)   // Accurately 
measure phase error 
 { 
  if (ZX_seen != 0) 
  { 
   ZX_seen = 0; 
   if (ZX_count > ZX_sum)  // 
Ignore glitches 
   { 
    ZX_count_grab = ZX_count; 
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    ZX_count = 0; 
    // Rescale to phase units 
    ZX_time_phase = zx_offset + 
(((int32)ZX_time*ZX_phase_scale)>>5); 
     // Calculate phase error 
captured time 
    //simulation, also experiment 
    ZX_phase_err = -phase_a_zx + 
ZX_time_phase; 
    //experiment: has 180 degrees 
offset in experiment 
//    ZX_phase_err = phase_a_zx - 
ZX_time_phase; 
    // Limit size of phase change 
    if (ZX_phase_err > ZX_BIG_ERR) 
    { 
     phase_a_zx -= ZX_BIG_ERR; 
     // Integrate phase errors 
     ZX_err_sum = 
(ZX_err_sum+ZX_BIG_ERR)>>1; 
    } 
    else if (ZX_phase_err < -
ZX_BIG_ERR) 
    { 
     phase_a_zx += ZX_BIG_ERR; 
     ZX_err_sum = (ZX_err_sum-
ZX_BIG_ERR)>>1; 
    } 
    else 
    { 
     phase_a_zx -= ZX_phase_err; 
     ZX_err_sum = 
(ZX_err_sum+ZX_phase_err)>>1; 
    } 
    ZX_state = ZX_FREQ; 
   } 
  } 
 } 
 else if (ZX_state == ZX_FREQ)  // Nudge 
frequency if needed 
 { 
  // If too large, nudge freq (phase_step) 
  if (ZX_err_sum > ZX_FREQ_ERR) 
  { 
   phase_step_zx -= 100L; 
   if (ZX_err_sum > ZX_FREQ_ERR_BIG) 
   { 
    phase_step_zx -= 1000L; 
   } 
  } 
  else if (ZX_err_sum < -ZX_FREQ_ERR) 
  { 
   phase_step_zx += 100L; 
   if (ZX_err_sum < -ZX_FREQ_ERR_BIG) 
   { 
    phase_step_zx += 1000L; 
   } 
  } 
  ZX_state = ZX_LOCK; 
 } 
 else if (ZX_state == ZX_LOCK)  // Test to see 
if still in sync 
 { 
  if (ZX_in_sync >= ZX_SYNC_LIMIT) 
  { 
   if 
((ZX_phase_err>ZX_PHASE_ERR)||(ZX_phase_err<-ZX_PHASE_ERR)) 
   {      
 // Gone out of sync 
//    VSI_FAST_STOP(); 
    ZX_in_sync = 0; 
    //DIGIO5_CLEAR(); 
    in_sync = 0; 
   } 
   else 
   { 
    //DIGIO5_SET(); 
    in_sync = 1; 
   } 
  } 
  else if 
((ZX_phase_err<ZX_PHASE_ERR)&&(ZX_phase_err>-ZX_PHASE_ERR)) 
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  {       
 // In sync this cycle 
   ZX_in_sync++; 
  } 
  else 
  { 
   ZX_in_sync = 0; 
  } 
  ZX_state = ZX_MISC; 
 } 
 else if (ZX_state == ZX_MISC) 
 { 
 
  ZX_phase_scale = (phase_step_zx<<5)/PERIOD; 
  ZX_state = ZX_SYNC; 
 } 
 
 
// phase_step = phase_step_zx; 
 
 /* update phase angle */ 
 phase_a_zx += phase_step_zx; 
  
 // offset 
 phase_zx = phase_a_zx; 
  
// phase_a += phase_step; 
// index_a = (phase_a>>22)|0x0001; // to access high word 
of 32 bit sine table 
 
 
 // B.SH. - shows when phase is between 0-180 and 180-
360 degrees 
// if (phase_a < 0x80000000) 
//  { 
//  SET_TP10(); 
//  } 
// else  
//  { 
//  CLEAR_TP10(); 
//  } 
   
 
 
 
  //re-adjust zx_offset 
//  if ((vDG>0)&(vDG<20)) 
//    { 
//    if 
((phase_vDG>(5000000))&(phase_vDG<(100000000))) 
//     { 
//      zx_offset -= 1000000; 
//     } 
//   if ((phase_vDG<(4294967296-
5000000))&(phase_vDG>(4294967296-100000000))) 
//     { 
//      zx_offset += 1000000; 
//     } 
//    } 
     
       
       
/* ======================================================== 
__PLL_old() 
=========================================================*/ 
// //k_PLL = 1.4//2.1,kp_PLL = 137.5,ki_PLL = 7878, 
freq_nom = 50, pi = 3.1415926536. 
// 
// //SOGI 
// v_in_pll = vDG<<4; 
// v_alpha += 
(int16)((((int32)w_pll*(((int32)k_pll*(int32)(v_in_pll-
v_alpha)) - ((int32)v_beta)<<3))) / FINT_VSI)>>6; 
// v_beta += (int16)((((int32)w_pll*(int32)v_alpha)) / 
FINT_VSI)>>3; 
//  
// 
//// theta_pll_fbk += (int32)((double)50.0*65536.0*65536.0 
/ FINT_VSI); 
//  
// phase_step_pll = (int32)((double)f_pll*65536.0*65536.0 
/ 8 / FINT_VSI); 
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// phase_pll += phase_step_pll; 
// 
// 
// // sin_table  
// theta_pll = phase_pll + 0xC0000000; 
// index_pll = (theta_pll>>22)|0x0001; 
// phase_offset_pll = (theta_pll&0x007F0000L)>>16; 
// val_lo_pll = sin_table[index_pll]; 
// val_diff_pll = (sin_table[index_pll+2]) - val_lo_pll; 
// sin_theta_pll = val_lo_pll + 
(int16)(((int32)phase_offset_pll*(int32)val_diff_pll)>>7); 
// val_lo_pll = cos_table[index_pll]; 
// val_diff_pll = (cos_table[index_pll+2]) - val_lo_pll; 
// cos_theta_pll = val_lo_pll + 
(int16)(((int32)phase_offset_pll*(int32)val_diff_pll)>>7); 
//  
// //al-be to d-q transformation 
// v_d_pll = (int16)(((int32)cos_theta_pll*(int32)v_alpha 
+ (int32)sin_theta_pll*(int32)v_beta)>>14); 
// v_q_pll = (int16)(((-
1)*(int32)sin_theta_pll*(int32)v_alpha + 
(int32)cos_theta_pll*(int32)v_beta)>>14); 
// 
// //Loop filter 
// lpf_prop = (int32)kp_pll*(int32)v_q_pll; //<<4 *4.5 
// lpf_int += ((int32)ki_pll*(int32)v_q_pll) / FINT_VSI; 
// w_err_pll = ((lpf_prop + lpf_int)>>12) /9; // <<3 //>> 
for scaling the gains and normalising v_q 
// w_pll = ((W_NOM>>7) + w_err_pll); //<<3 
//// w_pll = W_NOM>>7;  
// f_pll = (w_pll<<10)/(2*__PI_FIXED); //<<3 
// 
//  
// //phase update  
// phase_vDG = theta_pll; 
//  
 
/* ===================================================== 
void __PLL() 
=======================================================*/ 
 //k_PLL = 1.4//2.1,kp_PLL = 137.5,ki_PLL = 7878, 
freq_nom = 50, pi = 3.1415926536. 
  
   
 /* SOGI */ 
 v_in_pll = vDG<<4; //<<3 
 v_alpha += (int32) ((((int32)w_pll*( 
((int32)k_pll*(int32)(v_in_pll-v_alpha)) - 
((int32)v_beta*2)))) / fint_vsi)>>7; 
 v_beta += (int32) ((((int32)w_pll*(int32)v_alpha)) / 
fint_vsi)>>6; // v_beta scale = 1x v_alpha 
  
 i_in_pll = i_vsi<<4; 
 i_alpha += (int32) 
((((int32)w_pll*(((int32)k_pll*(int32)(i_in_pll-i_alpha)) - 
((int32)i_beta*2)))) / fint_vsi)>>7; 
 i_beta += (int32) ((((int32)w_pll*(int32)i_alpha)) / 
fint_vsi)>>6; // i_beta scale = 1x i_alpha 
 
  
   
// theta_pll_fbk += (int32)((double)50.0*65536.0*65536.0 
/ FINT_VSI); 
 phase_step_pll = 
(int32)((int64)f_pll*(int64)65536*(int64)65536 / (int64)64 / 
(int64)fint_vsi); 
 phase_pll += phase_step_pll; 
 
// Reset PLL at pos and neg zero crossings 
// if(((int32)vDG*(int32)vDG_prev <= 0) && (vDG > 0))
 phase_pll = 0; 
// else  if(((int32)vDG*(int32)vDG_prev <= 0) && (vDG < 
0)) phase_pll = 0x80000000; 
 
 
// sin_table 
 theta_pll = phase_pll + 0xC0000000; 
 index_pll = (theta_pll>>22)|0x0001; 
 phase_offset_pll = (theta_pll&0x007F0000L)>>16; 
 val_lo_pll = sin_table[index_pll]; 
 val_diff_pll = (sin_table[index_pll+2]) - val_lo_pll; 
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 sin_theta_pll = val_lo_pll + 
(int16)(((int32)phase_offset_pll*(int32)val_diff_pll)>>7); 
 val_lo_pll = cos_table[index_pll]; 
 val_diff_pll = (cos_table[index_pll+2]) - val_lo_pll; 
 cos_theta_pll = val_lo_pll + 
(int16)(((int32)phase_offset_pll*(int32)val_diff_pll)>>7); 
  
 //al-be to d-q transformation 
 v_d_pll = (int32)(((int64)cos_theta_pll*(int64)v_alpha 
+ (((int64)sin_theta_pll*(int64)v_beta)))>>14); //>>14 for 
sin_table 
 v_q_pll = (int32)(((-
1)*(int64)sin_theta_pll*(int64)v_alpha + 
(((int64)cos_theta_pll*(int64)v_beta)))>>14); 
  
 //Loop filter 
 lpf_prop = (int32)kp_pll*(int32)v_q_pll; //<<4 *4.5 
 lpf_int += ((int32)ki_pll*(int32)v_q_pll) / fint_vsi; 
 w_err_pll = ((lpf_prop + lpf_int)>>11) /9; // <<6  
 w_pll = ((W_NOM>>4) + w_err_pll); //<<6 
// w_pll = W_NOM>>4; 
 f_pll = (int32)((w_pll<<10)/(2*__PI_FIXED) + 0.5); 
//<<6 
  
  
  
 /* Select Phase Angle */  
// phase_vDG = phase_zx; 
 phase_vDG = phase_pll - 19000000;  //+0x00000000;  
 
 index = (phase_vDG>>22)|0x0001; // to access high word 
of 32 bit sine table 
 phase_offset = (phase_vDG&0x007F0000L)>>16; // to use 
the 7 bits following the 9 out of 10 bits of index for 
interpolation 
 val_lo = sin_table[index]; 
 val_diff = sin_table[index+2] - val_lo; 
 sin_phase_vDG = val_lo + 
(int16)(((int32)phase_offset*(int32)val_diff)>>7); // 7-bit 
shift for 7 bits of phase_offset 
 
 
/* ===================================================== 
void __PQ() 
======================================================*/ 
 P_pll = (v_alpha*i_alpha + 
v_beta*i_beta)/2/16/16*33/100/I_AC_SCALE; 
 Q_pll = (v_beta*i_alpha - 
v_alpha*i_beta)/2/16/16*33/100/I_AC_SCALE; 
 Q_pll += 
(int32)(((int64)v_d_pll*(int64)v_d_pll*(int64)w_pll/(int64)C_
f_inverse)/2/16/16*33*33/100/100/64);//account for filter 
capacitor reactive power 
  
  
// // low pass filter: k.W_Cut/(s+W_Cut), f_cut = 6Hz, 
W_Cut = 37.7 rad/s, exp(-W_Cut/FINT) = 0.9981 
// P_t = ((int32)vDG*(int32)i_vsi)*22/100/I_AC_SCALE; 
// P_cal_prev = P_cal; 
// P_cal_P_t = 188*P_t; //0.001885*100000*P_t 
// P_cal_P_prev = 998*P_cal_prev; 
//0.99810*100000*P_cal_prev/100 
// P_cal = (P_cal_P_t + P_cal_P_prev)/1000; 
// P_av = P_cal/100; 
//// P_av = (0.001885*P_t + 0.9981*P_av_prev); 
//// P_av = (125700*P_t/FINT_VSI + 994*P_av_prev)/1000; 
//// P_av_prev_double = P_av_double; 
//// P_av_double = (0.001885*P_t + 0.998*P_av_prev_double); 
 
/* ==================================================== 
void __Frequency_Restoration() 
=====================================================*/ 
  /* Frequency Restoration for Resonant  
Controller */ 
  if(!freq_rstr_en) 
   { 
    w_pr = (W_NOM>>4) + w_pr_tweak;  
   } 
  else if(freq_rstr_en && (!freq_rstr_counter)) 
   { 
    //fpr[i] = fnom - fvDG[i] + fPR[i-
1] 
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    w_pr += (W_NOM>>4) - w_pll; 
    if(w_pr < 0) w_pr = 0; 
    w_pr_tweak = 0; 
   } 
  freq_rstr_counter++; 
  if(freq_rstr_counter==freq_rstr_count) 
freq_rstr_counter = 0; 
 
/* ================================================= 
void __Vpk() 
===================================================*/ 
// B.SH. calculate peak value from instantaneous value of vDG 
and sine of phase_vDG 
//    when phase_vDG is between 20-160 
and 200-340 degrees 
// ADC_VAC_SC = 0.333 or 3 //old: 0.2197 or 4.55 
// DEG2COUNT = 11930465 
 
  phase_pk_cal = 20; 
 if ( ((phase_vDG > (phase_pk_cal*11930465)) & 
(phase_vDG < ((180-phase_pk_cal)*11930465)))   
 || 
    ((phase_vDG > 
((180+phase_pk_cal)*11930465)) & (phase_vDG <((360-
phase_pk_cal)*11930465)))  ) 
  { 
   vDG_pk = (int16)(abs(((int32)vDG <<14) / 
(int32)sin_phase_vDG)); 
  } 
// else if ((phase_vDG > ((180+phase_pk_cal)*11930465)) & 
(phase_vDG <((360-phase_pk_cal)*11930465))) 
//  { 
//   vDG_pk = (int16)(abs(((int32)vDG <<14) / 
(int32)sin_phase_vDG)); 
//  } 
  
// Use v_d instead of predicted V_pk  
//  vDG_pk = v_d_pll>>3; 
  
 
 
 
 
/* ====================================================== 
void __Iref_phase() 
=======================================================*/ 
   
 /*Phase Reference */ 
 phase_50Hz += phase_step; //50Hz 
 
 index = ((phase_50Hz + 
phase_i_ref_offset)>>22)|0x0001; // to access the higher 10 
bits of the sine value adress // to access high word of 32 
bit sine table 
 phase_offset = ((phase_50Hz + 
phase_i_ref_offset)&0x007F0000L)>>16; // to use the 7 bits 
following the 9 out of 10 bits of index for interpolation 
 // interpolate more accurate sin value 
 val_lo = sin_table[index]; 
 val_diff = sin_table[index+2] - val_lo; 
 sin_phase_50Hz = val_lo + 
(int16)(((int32)phase_offset*(int32)val_diff)>>7); // 7-bit 
shift for 7 bits of phase_offset  
 
 
 
 if(sync) phase_i_ref = phase_vDG;   
  // Sync 
 if(!sync) phase_i_ref = phase_50Hz;   
  
  
 index = ((phase_i_ref + 
phase_i_ref_offset)>>22)|0x0001; // to access the higher 10 
bits of the sine value adress // to access high word of 32 
bit sine table 
 phase_offset = ((phase_i_ref + 
phase_i_ref_offset)&0x007F0000L)>>16; // to use the 7 bits 
following the 9 out of 10 bits of index for interpolation 
 // interpolate more accurate sin value 
 val_lo = sin_table[index]; 
 val_diff = sin_table[index+2] - val_lo; 
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 sin_phase_i_ref = val_lo + 
(int16)(((int32)phase_offset*(int32)val_diff)>>7); // 7-bit 
shift for 7 bits of phase_offset 
 
 
 
 
 if 
((phase_i_ref>=0x40000000)&(phase_i_ref<(0x40000000+phase_ste
p))) 
   is_phase_i_ref_90 = 1; 
 else 
   is_phase_i_ref_90 = 0; 
 
 if 
((phase_i_ref>=0xC0000000)&(phase_i_ref<(0xC0000000+phase_ste
p))) 
   is_phase_i_ref_270 = 1; 
 else 
   is_phase_i_ref_270 = 0; 
 
 if ((phase_i_ref + phase_i_ref_offset) < phase_step) 
  { 
  SET_TP10(); 
  } 
 else  
  { 
  CLEAR_TP10(); 
  } 
 
/* =================================================== 
void __Iref_peak() 
=====================================================*/ 
 // vsi_i_ref_step 
 if (is_phase_i_ref_90 || is_phase_i_ref_270) 
  { 
   if (i_ref_step_request)  
   
 vsi_i_ref_step(i_ref_step_request); 
  } 
 
 
/* =================================================== 
void __Voltage_Control() 
====================================================*/ 
 
// if (is_phase_i_ref_90 || is_phase_i_ref_270 ) 
 if(current_update_counter == current_update_count) 
 { 
    
/* Voltage Controller */ 
  if (is_vsi_switching) 
   { 
         
    V_ratio = (vDG_pk*33) / V_nom_pk; 
    if (V_ratio > 200) V_ratio = 200; 
//200 
    if (V_ratio < 50)  V_ratio = 50; 
//50 
     
//    count_cntrl++; 
//    if(count_cntrl==8000)  
//     count_cntrl_f=1; 
// 
//    if(count_cntrl_f == 1) 
 
     if(V_ctrl_en == 1) 
     { 
      i_ref_pk = 
(int16)(((int32)i_ref_pk*100)/(int32)V_ratio); 
       
     } 
     if(Droop_en == 1) 
      i_ref_pk = 
(int16)(i_ref_pk-(((int32)m_droop*(int32)(i_ref_pk-
I_NOM_pk))>>9)); 
       
//     if(abs(vDG) >=  1522) 
//      i_ref_pk -= 39; 
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    if (i_ref_pk > 
(I_MAX_pk*I_AC_SCALE)) i_ref_pk = (I_MAX_pk*I_AC_SCALE); 
    if (i_ref_pk <= 0) i_ref_pk = 8; 
// minimum i_ref_pk = 0.1A 
   } 
/* end *////////////////////////////////// 
   
  current_update_counter = 0; 
  SET_TP13(); 
 } 
     
 
 
/* ======================================================== 
void __Open_Loop() 
=======================================================*/ 
 /* open loop */ 
 if(!closed_loop) 
 { 
  i_ref = 0; 
   
  /* determine target switching times */  
  t_A = 
(int16)(((int32)vsi_duty_cycle*(int32)sin_phase_50Hz)>>14); 
  t_A = 
(int16)((int32)t_A*(int32)period_2/(int32)100); 
 } 
  
 
/* ======================================================= 
void __Closed_Loop() 
========================================================*/ 
 
 /* closed loop */  
 if(closed_loop) 
 { 
   
  /* i_ref(t) Signal Generator */ 
  i_ref = 
(int16)(((int32)i_ref_pk*(int32)sin_phase_i_ref)>>14); //14-
bit scaling of sine table, 
// i_ref = 
(int16)(((int32)i_ref_pk*(int32)sin_phase_vDG)>>14); 
// i_ref = 
(int16)(((int32)i_ref_pk*(int32)sin_phase_nominal_ref)>>14);  
   
  /* controller signals calculation, feedback from 
adc.iac_c.raw */ 
  /* determine error */ 
  VSIerror = (int32)(i_ref - i_vsi); // i_ref and 
i_vsi are scaled up by 78 
   
  /* Proportional */ 
  VSIprop = ((Kp_VSI*VSIerror)>>4); // *I_AC_SCALE 
<<5 
   
  /* Integral */ 
//  VSIint += (((Ki_VSI*VSIprop) / FINT_VSI)); // 
*78 <<5 
   
  /* Resonant */ 
  w_pr_sqr = w_pr*w_pr + 1; 
   
  VSIint1 += ((((Ki_VSI*VSIprop) - (VSIint2))) / 
FINT_VSI); // *78 <<5 
//  VSIint2 += ((((VSIint1 / FINT_VSI) * 
W_NOM_SQR))); // *78 <<5 
  VSIint2 += (int32)(((int64)VSIint1 * 
(int64)w_pr_sqr) / FINT_VSI)>>12; // *78 <<5 
  VSIres = VSIint1; 
   
  
  /* anti wind-up */ 
  if ((!V_Csat == 0)|(!V_Bsat == 0)) 
  { 
   VSIint = 0; 
   VSIint1 = 0; 
   VSIint2 = 0; 
  } 
   
  /* Proportional */ 
//  VSI_ctrl = VSIprop; 
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  /* PI */ 
//  VSI_ctrl = VSIprop + VSIint; 
  
  /* P+R */ 
  VSI_ctrl = VSIprop + VSIres; 
    
  
  //feed-forward compensation 
 // VSI_ctrl = VSI_ctrl + 
(((vDG*I_AC_SCALE*22)<<5)/(VDC*10)); 
   
  /* determine target switching times */ 
  t_A = 
(int16)(((VSI_ctrl*(int32)period_2)/I_AC_SCALE)>>5); 
 } 
 
 
 
/* ======================================================== 
void isr_pwm_modulator() 
======================================================= */ 
 
 // PHA, PHB 
 t_A = t_A; 
 t_B = -t_A; 
 t_C = t_A; 
 
/* ==================================================== 
void isr_pwm_desaturation() 
==================================================== */ 
 /*  Phase A - CMPR4  Phase C - CMPR1 
   Phase B - CMPR5  Phase D - 
CMPR2 */ 
 
  /* clamp switch times - AC modulation */  
 
  //Phase A 
  V_Asat_prev = V_Asat;      
  if (t_A >= t_X_max) 
  { 
   V_Asat = POS_SAT; 
   EvbRegs.CMPR4 = 0; 
  } 
  else if (t_A <= -t_X_max) 
  { 
   if((V_Asat==NEG_SAT)||(timer3_dir==0)) 
    EvbRegs.CMPR4 = period; 
   else 
    EvbRegs.CMPR4 = period - 1; 
   V_Asat = NEG_SAT; 
  } 
  else 
  { 
   V_Asat = NOT_SAT; 
   EvbRegs.CMPR4 = period_2 - t_A;   
  } 
 
  // Phase B 
  V_Bsat_prev = V_Bsat;     
  if (t_B >= t_X_max) 
  { 
   V_Bsat = POS_SAT; 
   EvbRegs.CMPR5 = 0; 
  } 
  else if (t_B <= -t_X_max) 
  { 
   if((V_Bsat==NEG_SAT)||(timer3_dir==0)) 
    EvbRegs.CMPR5 = period; 
   else 
    EvbRegs.CMPR5 = period - 1; 
   V_Bsat = NEG_SAT; 
  } 
  else 
  {      
   V_Bsat = NOT_SAT; 
   EvbRegs.CMPR5 = period_2 - t_B;   
  } 
 
  //Phase C 
  V_Csat_prev = V_Csat;      
  if (t_C >= t_X_max) 
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  { 
   V_Csat = POS_SAT; 
   EvaRegs.CMPR1 = 0; 
  } 
  else if (t_C <= -t_X_max) 
  {   
   if((V_Csat==NEG_SAT)||(timer1_dir==0)) 
    EvaRegs.CMPR1 = period; 
   else 
    EvaRegs.CMPR1 = period - 1; 
   V_Csat = NEG_SAT; 
  } 
  else 
  {      
   V_Csat = NOT_SAT; 
   EvaRegs.CMPR1 = period_2 - t_C;   
  } 
  
 
/* 
=============================================================
============ 
void __Grab() 
=============================================================
=============== */ 
 
 
 // Grab data 
 if (GrabRunning()) 
 { 
   
  Grab_counter++; 
  if (Grab_counter == 500) //8 //grab once in 
every 8 samples - B.SH. 
   { 
   Grab_counter = 0; 
    
   GrabStore(0,vDG); // 
   GrabStore(1,vDG_pk); //i_ref i_vsi 
   GrabStore(2,i_ref); //f_pll 
   GrabStore(3,i_vsi); //  
   GrabStore(4,P_pll); //P_pll 
   GrabStore(5,Q_pll); //phase_vDG 
phase_step_pll Q_pll ((((int64)(VSIint1 / FINT_VSI) * 
(int64)w_pr_sqr)))) 
   GrabStore(6,phase_pll); // 
   GrabStore(7,f_pll); // 
    
   GrabStep(); 
    
   } 
 } 
 
 // prepare for next interrupt 
 AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt 
flag 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // 
Acknowledge interrupt to PIE 
  
 /* Timing pin OFF - T3PWM */ 
// CLEAR_TP10(); 
 
 
 
 
 
 
} /* end isr_pwm */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Handles the PDPINT interrupt caused by a gate driver fault. 
 
\par History: 
\li 12/01/06 AM - initial creation 
\li 18/04/11 SP - revised for E13 and two PDP inputs 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_vsi_pdpint, "ramfuncs"); 
#endif 
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interrupt void isr_vsi_pdpint(void) 
{ 
 VSI_FAST_STOP(); 
 detected_faults |= FAULT_VSI_PDPINT; 
 EvaRegs.EVAIFRA.all = BIT0; 
 EvbRegs.EVBIFRA.all = BIT0; 
 // Acknowledge this interrupt to receive more 
interrupts from group 1 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
} /* end isr_vsi_pdpint */ 
 
/* 
=============================================================
=============== 
void vsi_state_functions() 
=============================================================
=============== */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
The state initialisation function 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
*/ 
void st_vsi_init(void) 
{ 
  
 adc_init(); 
 pwm_init(); // initialises VSI 
 
 is_vsi_switching = 0; 
 
 vsi_duty_cycle = 0; 
  
 vsi_enable_init(); 
 
 NEXT_STATE(vsi_state,st_vsi_stop); 
} /* end st_vsi_init */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
The Stopped state function 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
*/ 
void st_vsi_stop(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_FAST_STOP(); // turn off outputs 
  vsi_duty_cycle = 0; 
  //puts_COM0("S"); 
 } 
 
 if (detected_faults != 0) 
 { 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 if (is_vsi_switching != 0) // start trigger 
 { 
  NEXT_STATE(vsi_state,st_vsi_ramp); 
 } 
} /* end st_vsi_stop */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
The ramp state function which ramps the target output 
modulation depth 
or phase shift up to the target value. 
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\par History: 
\li 08/04/11 SP - Revised from base code 
*/ 
void st_vsi_ramp(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  pwm_reset(); 
  ramped = 0; 
  //puts_COM0("U"); 
 } 
 if (detected_faults != 0) 
 { 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 // check for stop signal 
 if (is_vsi_switching == 0) 
 { 
  NEXT_STATE(vsi_state,st_vsi_stop); 
  return; 
 } 
 // check for target reached 
 if(ramped) 
 { 
  NEXT_STATE(vsi_state,st_vsi_run); 
 } 
 // ramp reference towards target 
 else 
 { 
    ramped = 1;     
 } 
} /* end st_vsi_ramp */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
The VSI is running and following the reference. 
 
 
 
\par History: 
\li 08/04/11 SP - Revised from base code 
*/ 
void st_vsi_run(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  //puts_COM0("R"); 
 } 
 if (detected_faults != 0) 
 { 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 // check for stop signal 
 if (is_vsi_switching == 0) 
 { 
  NEXT_STATE(vsi_state,st_vsi_stop); 
  return; 
 } 
 // follow changes in reference 
// vsi_duty_cycle = vsi_duty_cycle_ref; 
// phase_shift_i = phase_shift_ref; 
} /* end st_vsi_run */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Fault handling routine 
 
All faults must clear before user is taken back to stopped 
state. 
Once faults clear DC bus is allowed to charge again for 10 
seconds. 
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\par History: 
\li 08/04/11 SP - Created 
*/ 
void st_vsi_fault(void) 
{ 
 static Uint16 fault_reoccur = 0; 
 Uint16 charge_count = 0; 
  
 if (IS_FIRST_STATE(vsi_state)||fault_reoccur) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_FAST_STOP(); // turn off outputs 
 
  MAIN_RELAY_OFF(); 
  SOFT_RELAY_OFF(); 
 
  is_vsi_switching = 0; 
  fault_reoccur = 0; 
 
  puts_COM0("\nFault detected. Code 0x"); 
  putxx(detected_faults); 
  putchar_COM0('\n'); 
 }     
 // Clear anything on buffer 
 while(kbhit_COM0()) getc_COM0(); 
 puts_COM0("Press any key to attempt to clear 
fault\n"); 
// while(!kbhit_COM0()); // commented out B.SH. 
// getc_COM0(); 
  
 vsi_clear_pdp_fault(); 
  
 if(detected_faults == 0) 
 { 
  charge_count = 10; 
  wd_timer[WD_VSI_RAMP] = 10000; 
  puts_COM0("Charging DC Bus - 10 seconds 
remaining"); 
  SOFT_RELAY_ON(); 
 } 
  
 while( (wd_timer[WD_VSI_RAMP] != 
0)&&(detected_faults==0) ) 
 { 
  if( (wd_timer[WD_VSI_RAMP]/1000L)<charge_count ) 
  { 
    
   puts_COM0("\rCharging DC Bus - "); 
   putu(charge_count); 
   putchar_COM0(' '); 
   charge_count--; 
  } 
 } 
 if( (wd_timer[WD_VSI_RAMP]==0)&&(detected_faults==0) ) 
 { 
  puts_COM0("\rDC bus charged                                 
\n"); 
  MAIN_RELAY_ON(); 
  NEXT_STATE(vsi_state,st_vsi_init); 
 } 
 if(detected_faults != 0) 
 { 
  fault_reoccur = 1; 
 } 
   
} /* end st_vsi_fault */ 
 
 
/* 
=============================================================
=============== 
void Initialisation_Functions() 
=============================================================
=============== */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Set up event manager registers for generic PWM 
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\par History: 
\li 28/01/11 SP - Revised for base code 
*/ 
void pwm_init(void) 
{ 
// Disable CPU interrupts 
 DINT; 
 
 // Blank canvas 
 EvaRegs.ACTRA.all = 0x0000; 
 EvaRegs.GPTCONA.all = 0x0000; 
 EvaRegs.EVAIMRA.all = 0x0000; 
 EvaRegs.EVAIMRB.all = 0x0000; 
 EvaRegs.EVAIMRC.all = 0x0000; 
 EvaRegs.EVAIFRA.all = BIT0; 
 EvaRegs.COMCONA.all = 0x0000; 
 EvaRegs.DBTCONA.all = 0x0000; 
 EvaRegs.T1CON.all = 0x0000; 
 EvaRegs.T2CON.all = 0x0000; 
 EvaRegs.T1CNT = 0x0000; 
 EvaRegs.T2CNT = 0x0000; 
 EvaRegs.CAPCONA.all = 0x0000; 
 EvaRegs.CAPFIFOA.all = 0x0000; 
  
 EvbRegs.ACTRB.all = 0x0000; 
 EvbRegs.GPTCONB.all = 0x0000; 
 EvbRegs.EVBIMRA.all = 0x0000; 
 EvbRegs.EVBIMRB.all = 0x0000; 
 EvbRegs.EVBIMRC.all = 0x0000; 
 EvbRegs.EVBIFRA.all = BIT0; 
 EvbRegs.COMCONB.all = 0x0000; 
 EvbRegs.DBTCONB.all = 0x0000; 
 EvbRegs.T3CON.all = 0x0000; 
 EvbRegs.T4CON.all = 0x0000; 
 EvbRegs.T3CNT = 0x0000; 
 EvbRegs.T4CNT = 0x0000; 
  
 EALLOW; 
 // Setup PWM output pins 
 /* EVA - PWM1=GCU, PWM2=GCL, PWM3=GDU, PWM4=GDL  
    EVB - PWM7=GAU, PWM8=GAL, PWM9=GBU, PWM10=GBL */ 
 GpioMuxRegs.GPAMUX.bit.PWM1_GPIOA0 = 1; // enable PWM1 
pin 
 GpioMuxRegs.GPAMUX.bit.PWM2_GPIOA1 = 1; // enable PWM2 
pin 
 GpioMuxRegs.GPAMUX.bit.PWM3_GPIOA2 = 1; // enable PWM3 
pin 
 GpioMuxRegs.GPAMUX.bit.PWM4_GPIOA3 = 1; // enable PWM4 
pin 
 GpioMuxRegs.GPBMUX.bit.PWM7_GPIOB0 = 1; // enable PWM7 
pin 
 GpioMuxRegs.GPBMUX.bit.PWM8_GPIOB1 = 1; // enable PWM8 
pin 
 GpioMuxRegs.GPBMUX.bit.PWM9_GPIOB2 = 1; // enable PWM9 
pin 
 GpioMuxRegs.GPBMUX.bit.PWM10_GPIOB3 =1; // enable 
PWM10 pin 
 GpioMuxRegs.GPDQUAL.bit.QUALPRD = 15; // 1000ns 
qualification period 
 GpioMuxRegs.GPEQUAL.bit.QUALPRD = 15; // 1000ns 
qualification period 
  
 // Change pin direction to allow use of TP12 and TP13 
on DA2810 
 /* Note that TP12 and TP13 share pins with DIP 
switch 2 and 3. 
   Ensure that SW2 and SW3 are off, such 
that the pin doesnt try to 
   drive against hard ground. DIP switches 
have pull up resistor */ 
 GpioMuxRegs.GPADIR.bit.GPIOA7 = 1; // as GPIO output 
for test pin 
 GpioMuxRegs.GPADIR.bit.GPIOA6 = 1;// as GPIO output 
for test pin 
 EDIS; 
  
 // Setup deadband time - 1.2us 
 /* DBT  DBTPS  time 
  9  2   0.24 
  9  3   0.6 
  9  4   1.2 
  12 3   0.8 */ 
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 EvaRegs.DBTCONA.bit.DBT = 9; // DB timer period 9 
counts 
 EvaRegs.DBTCONA.bit.DBTPS = 4; // clock prescale 
1/16th 
 EvaRegs.DBTCONA.bit.EDBT1 = 1; // enable on PWM 1&2 
 EvaRegs.DBTCONA.bit.EDBT2 = 1; // enable on PWM 3&4 
  
 EvbRegs.DBTCONB.bit.DBT = 9; // DB timer period 9 
counts 
 EvbRegs.DBTCONB.bit.DBTPS = 4; // clock prescale 
1/16th 
 EvbRegs.DBTCONB.bit.EDBT1 = 1; // enable on PWM 7&8 
 EvbRegs.DBTCONB.bit.EDBT2 = 1; // enable on PWM 9&10 
 
 // Configure COMCON 
 EvaRegs.COMCONA.bit.CLD = 1;  // reload 
CMPRx on underflow or period 
 EvaRegs.COMCONA.bit.SVENABLE = 0; // disable space 
vector PWM 
 EvaRegs.COMCONA.bit.ACTRLD = 2;  // reload ACTR 
immediately 
 EvaRegs.COMCONA.bit.FCOMPOE = 1; // enable full 
compare 
 EvaRegs.COMCONA.bit.CENABLE = 1; // enable compare 
operation 
  
 EvbRegs.COMCONB.bit.CLD = 1;  // reload 
CMPRx on underflow or period 
 EvbRegs.COMCONB.bit.SVENABLE = 0; // disable space 
vector PWM 
 EvbRegs.COMCONB.bit.ACTRLD = 2;  // reload ACTR 
immediately 
 EvbRegs.COMCONB.bit.FCOMPOE = 1; // enable full 
compare 
 EvbRegs.COMCONB.bit.CENABLE = 1; // enable compare 
operation 
 
 
 
 // Capture 1 gets Timer 2 on rising edge 
 EvaRegs.CAPCONA.bit.CAPRES = 1;  // Release from reset 
 EvaRegs.CAPCONA.bit.CAP1EDGE = 1;  // Rising edge 
on capture 1 
 EvaRegs.CAPCONA.bit.CAP12EN = 1; // Enable captures 1 
and 2 
 EvaRegs.CAPCONA.bit.CAP12TSEL = 0; // Based on 
Timer 2 
  
  
  
  
 // Configure GPTCON 
 EvaRegs.GPTCONA.bit.T2TOADC = 2;  // period flag 
starts ADC  
  
 // Configure T1 - PWM Generation 
 EvaRegs.T1PR = period; 
 EvaRegs.T1CON.bit.TMODE = 1;  // continuous 
up/down count mode 
 EvaRegs.T1CON.bit.TPS = 0;   // input clock 
prescaler /4 
 
 // Configure T2 - ADC trigger (ADC triggers ISR) 
 EvaRegs.T2PR = period-1;    // -1 
allows up counter to match frequency with up/down counter 
 EvaRegs.T2CON.bit.TMODE = 2;  // continuous 
up count mode 
 EvaRegs.T2CON.bit.TPS = 0;   // input clock 
prescaler /4 
 EvaRegs.T2CON.bit.T2SWT1 = 1;  // enable 
timer from timer 1 enable 
  
 // Configure T3 to match T1 
 EvbRegs.T3PR = period; 
 EvbRegs.T3CON.bit.TMODE = 1;  // continuous 
up/down count mode 
 EvbRegs.T3CON.bit.TPS = 0;   // input clock 
prescaler /4 
 
 // Map interrupt vectors to ISR functions 
 EALLOW; 
 PieVectTable.ADCINT = &isr_pwm; 
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 PieVectTable.PDPINTA = &isr_vsi_pdpint; 
 PieVectTable.PDPINTB = &isr_vsi_pdpint; 
 EDIS; 
 
 EvaRegs.EVAIMRA.bit.PDPINTA = 1; // enable interrupt 
on pdpinta 
 EvaRegs.EVAIFRA.bit.PDPINTA = 1; // clear interrupt 
flag 
 EvbRegs.EVBIMRA.bit.PDPINTB = 1; // enable interrupt 
on pdpintb 
 EvbRegs.EVBIFRA.bit.PDPINTB = 1; // clear interrupt 
flag 
 
// Enable PDPINTA in PIE: Group 1 interrupt 1 
 PieCtrlRegs.PIEIER1.bit.INTx1 = 1; 
// Enable PDPINTB in PIE: Group 1 interrupt 2 
 PieCtrlRegs.PIEIER1.bit.INTx2 = 1; 
// Enable ADC interrupt in PIE: Group 1 interrupt 6 
 PieCtrlRegs.PIEIER1.bit.INTx6 = 1; 
 
 IER |= M_INT1; // Enable CPU Interrupt 1 
  
 EINT; 
 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Clear any 
interrupts 
 
 // Initial compare values to 50% 
 EvaRegs.CMPR1 = period_2; 
 EvaRegs.CMPR2 = period_2; 
 EvbRegs.CMPR4 = period_2; 
 EvbRegs.CMPR5 = period_2; 
 
 // enable timer 1, 2 and 3 
 EvaRegs.T1CON.bit.TENABLE = 1; 
 EvbRegs.T3CON.bit.TENABLE = 1; 
 
 ENABLE_GATES(); 
} /* end pwm_init */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Resets the timers and compares 
 
 
 
\par History: 
\li 10/04/11 SP - Created 
*/ 
void pwm_reset(void) 
{ 
  
 EvaRegs.T1CON.bit.TENABLE = 0; 
 EvbRegs.T3CON.bit.TENABLE = 0; 
 EvaRegs.T1CNT = 0x0000; 
 EvaRegs.T2CNT = 0x0000; 
 EvbRegs.T3CNT = 0x0000; 
 EvbRegs.T4CNT = 0x0000; 
  
 V_Asat = 0; V_Bsat = 0; V_Csat = 0; V_Dsat = 0; 
 V_Asat_prev = 0; V_Bsat_prev = 0; V_Csat_prev = 0; 
 
  
 EvaRegs.T1CON.bit.TENABLE = 1; 
 EvbRegs.T3CON.bit.TENABLE = 1; 
  
 
 VSI_ENABLE_HBRIDGE_CB(); 
 vsi_duty_cycle = 0; 
// phase_shift_i = 0; 
 phase_i_ref = 0; 
} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Using E13&U01 
--------- 
 
-# ADCINA0 = IAC1 = iac_a 
-# ADCINA1 = IAC2 = iac_b 
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-# ADCINA2 = IAC3 = iac_c 
-# ADCINA3 = IDC1 = idc 
-# ADCINA4 = IDC2 
-# ADCINA5 = not used 
-# ADCINA6 = reference 
-# ADCINA7 = reference 
-# ADCINB0 = VDC3 = hvdc1 
-# ADCINB1 = VAC2 = on_panel 
-# ADCINB2 = VAC1 = on_panel 
-# ADCINB3 = VDC2 = hvdc1 
-# ADCINB4 = VDC1 
-# ADCINB5 = not used 
-# ADCINB6 = reference 
-# ADCINB7 = reference 
 
 
 
\par History: 
\li 28/01/11 SP - Revised for base code 
*/ 
void adc_init(void) 
{ 
 AdcRegs.ADCTRL1.all = 0x0000; 
 AdcRegs.ADCTRL2.all = 0x0000; 
 
 AdcRegs.ADCMAXCONV.all = 0x0007;  // Setup 8 
conv's on SEQ1, SEQ2 
 AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0; // Setup 
ADCINA/B0 as 1st conv. 
 AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1; // Setup 
ADCINA/B1 as 2nd conv. 
 AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2; // Setup 
ADCINA/B2 as 3rd conv. 
 AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3; // Setup 
ADCINA/B3 as 4th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV04 = 0x4; // Setup 
ADCINA/B4 as 5th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV05 = 0x5; // Setup 
ADCINA/B5 as 6th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV06 = 0x6; // Setup 
ADCINA/B6 as 7th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV07 = 0x7; // Setup 
ADCINA/B7 as 8th conv. 
 AdcRegs.ADCTRL1.bit.ACQ_PS = 1;   // 
lengthen acq window size 
 AdcRegs.ADCTRL1.bit.SEQ_CASC = 1; // cascaded 
sequencer mode 
 AdcRegs.ADCTRL2.bit.EVA_SOC_SEQ1 = 1; // EV manager 
start 
 AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // enable 
interrupt 
 AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0; // int at end 
of every SEQ1 
 AdcRegs.ADCTRL3.bit.SMODE_SEL = 1;  // 
simultaneous sampling mode 
 AdcRegs.ADCTRL3.bit.ADCCLKPS = 0x04; // ADCLK = 
HSPCLK/8 (9.375MHz) 
/** 
\par ADC Result registers as follows 
 
- ADCRESULT0 = ADCINA0 - iac1 
- ADCRESULT1 = ADCINB0 - vdc3 
- ADCRESULT2 = ADCINA1 - iac2 
- ADCRESULT3 = ADCINB1 - vac2 
- ADCRESULT4 = ADCINA2 - iac3 
- ADCRESULT5 = ADCINB2 - vac1 
- ADCRESULT6 = ADCINA3 - idc1 
- ADCRESULT7 = ADCINB3 - vdc2 
- ADCRESULT8 = ADCINA4 - idc2 
- ADCRESULT9 = ADCINB4 - vdc1 
- ADCRESULT10 = ADCINA5 - not used 
- ADCRESULT11 = ADCINB5 - not used 
- ADCRESULT12 = ADCINA6 - yHA 
- ADCRESULT13 = ADCINB6 - yHB 
- ADCRESULT14 = ADCINA7 - yLA 
- ADCRESULT15 = ADCINB7 - yLB 
 
*/ 
} /* end adc_init */ 
 
 
Appendix B. DSP Source Code for the Experimental System 
227 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 
* * * * * * * * */ 
/** 
Calibrates the adc for gain and offset using the reference 
inputs. 
Notes: 
 See spra989a.pdf for calibration details 
 
 
\par History: 
\li 07/10/05 AM - initial creation 
*/ 
void adc_calibrate(void) 
{ 
 double 
  yHA = 0.0, 
  yLA, 
  yHB, 
  yLB; 
 
 yHA = 
(double)adc.yHA.dc_sum_bak/(double)ADC_COUNT_CAL; 
 yLA = 
(double)adc.yLA.dc_sum_bak/(double)ADC_COUNT_CAL; 
 yHB = 
(double)adc.yHB.dc_sum_bak/(double)ADC_COUNT_CAL; 
 yLB = 
(double)adc.yLB.dc_sum_bak/(double)ADC_COUNT_CAL; 
 
 cal_gain_A = (xH - xL)/(yHA - yLA); 
 cal_offset_A = yLA * cal_gain_A - xL; 
 
 cal_gain_B = (xH - xL)/(yHB - yLB); 
 cal_offset_B = yLB * cal_gain_B - xL; 
 
 // sanity check on gains 
 if (   ( (cal_gain_A > 0.95) && (cal_gain_A < 1.05) ) 
  && ( (cal_gain_B > 0.95) && (cal_gain_B < 1.05) 
) 
  && ( (cal_offset_A > -80.0) && (cal_offset_A < 
80.0) ) 
  && ( (cal_offset_B > -80.0) && (cal_offset_B < 
80.0) ) ) 
 { 
  cal_gainA = (int16)(cal_gain_A*(double)(1<<14)); 
  cal_gainB = (int16)(cal_gain_B*(double)(1<<14)); 
  cal_offsetA = (int16)cal_offset_A; 
  cal_offsetB = (int16)cal_offset_B; 
 } 
} /* end adc_calibrate */ 
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APPENDIX C 
ULK-INV4: 4 PHASE IGBT INVERTER 
TEST SET 
 
 This appendix provides details on the experimental power conversion units known 
as ULK-INV4 which were used to acquire the experimental results for this thesis [152]. 
 The ULK-INV4 System is a flexible 4-phase leg inverter system that has been 
designed based around a standalone inverter controller board (CPT-E13 with plug-in 
CPT-DA2810 MCU controller card) that interfaces to an IGBT based power stage card 
(CPT-U01). The inverter controller card contains sufficient digital and analog 
conditioned signals to enable it to operate as a complete voltage source inverter without 
additional circuitry. 
 The ULK-INV4 Integrated Laboratory Inverter System has the following features: 
 4 phase leg power stage (TO-247 IGBT’s), configurable via the top panel as a 
single, 3- or 4-phase leg voltage source inverter or two separate single phase 
voltage source inverters. 
 DC bus electrolytic capacitors are provided on-card as standard. 
 240V input rectifier, to produce the DC bus for the inverter power stage. 
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 Inbuilt current measurement of DC bus and phase legs A, B and C. 
 Two AC voltage measurement inputs, brought out to terminals on the top panel. 
 One DC voltage measurement input, brought out to terminals on the top panel. 
 Start/Stop buttons for inverter operation 
 Isolated RS-232 USB serial interface 
 Isolated Clocked Serial Interface Port 
 Isolated Digital Position Encoder Input 
 Two off Changeover Relay Contacts 
 One off MOSFET switched Digital Output 
 Universal Power Supply for Control Logic, 85 – 265V, 47 – 63Hz ac input. 
 Fan Forced cooling 
 Isolated JTAG Interface 
 Safety Shrouded 4mm Socket Power connections 
 Software provided with built-in monitor program and a selection of PWM modes. 
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C.1. Power Stage Ratings 
C.2. Control Ratings 
C.3. Mechanical 
C.4. Inverter Operation 
 The ULK-INV4 Integrated Laboratory Inverter System’s power stage contains 8 
off TO-247 IGBT devices configured as 4 phase legs and has absolute maximum ratings 
of 400V DC, 15A. 
Input AC Voltage 0 – 240Vrms, 47 – 63 Hz, 1phase 
Input DC Voltage 0 – 400VDC 
Power 
2kW Rating with single or 3 Phase 
operation 
Current 15A (maximum) 
Switching Frequency 500Hz – 10kHz (maximum) 
Ambient Temp: -10 – 55°C 
 
Supply Voltage  85 – 265Vrms, 47 – 63Hz, 1phase 
Control Power 75W maximum 
 
Dimensions  390 x 495 x 275 mm (W x L x H) 
Weight  23 kg 
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 It can be reconfigured from the top panel to operate in any of the following 
configurations: 
 Single DC bus, Dual-H Bridge inverter (back-to-back DC converter operation) 
 Dual-H Bridge inverter with separate isolated DC buses 
 Single DC bus 3 leg inverter 
 Single DC bus 4 leg inverter 
 3 leg inverter with single leg buck converter on separate DC bus 1 
 1-3 leg inverter with single leg active rectifier boost stage 
 The topology is selected by rearranging 4mm shrouded plug links on the front of 
the ULK-INV4 system box in addition to configuration selections made within the 
software. The unit has a passive rectifier front end to support basic diode rectifier 
experiments and also for operation with a PFC experiment. 
C.4.1. Power Stage Switching Devices 
IGBT: 
Manufacturer: Infineon, TrenchStop Series, 
Part Number: IKW75N60T 
Description: 600V, 75A rated N Channel IGBT. 
Rectifier Diodes: 
Manufacturer: Vishay 
Part Number: 40EPS08 
Description: 40A, 800V, or equivalent 
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C.4.2. DC Bus Capacitance 
DC Bus 1: 
Electrolytic Capacitors 
Quantity: 4 connected in parallel 
Value: 330μF, 450V Electrolytic 
Total: 1320μF equivalent total capacitance 
Film Capacitors 
Quantity: 2 (1 across each phase leg) 
Value: 0.1μF, 630V 
Total: 0.2μF 
 
DC Bus 2: 
Electrolytic Capacitors 
Quantity: 9 connected in parallel 
Value: 330μF, 450V Electrolytic 
Total: 2970μF equivalent total capacitance 
Film Capacitors 
Quantity: 2 (1 across each phase leg) 
Value: 0.1μF, 630V 
Total: 0.2μF 
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 The power stage has a built in soft charge resistor with a shorting relay to limit the 
inrush current to DC bus 2 upon start up. The shorting relay is closed 10 seconds after a 
PWM control algorithm is selected. 
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